535 research outputs found
An Analog Multiphase Self-Calibrating DLL to Minimize the Effects of Process, Supply Voltage, and Temperature Variations
Delay locked loops have been found to be useful tools in such applications as computing, TDCs, and communications. These system can be found in space exploration vehicles and satellites, which operate in extreme environments. Unfortunately, in these environments supply voltage and temperature will not be constant, therefore they must be under consideration when designing a DLL. Furthermore, solar radiation in conjunction with the varying environmental aspects, could cause the delay locked loop to lose it locked state.
Delay locked loops are inherently good at tracking these environmental aspects, but in order to do so, the voltage controlled delay line must exhibit a very large gain, which translates to a large capture range. Assuming charged particles hit a key node in the DLL (e.g. the control voltage), the DLL would lose lock and would have to recapture it. Depending on the severity of the uctuation, this relocking process could easily take on the order of many microseconds assuming the bandwidth was kept low to minimize jitter. To date, no delay locked loops have been published for extreme environment applications.
In many other extreme environment circuits, calibration techniques have been applied to minimize the environmental effects. Whereas there have been multiple calibration methods published related to delay locked loops, none of them were intended for extreme environments. Furthermore, none of these methods are directly suitable for an analog multiphase delay locked loop.
The self-calibrating DLL in this work includes an all digital calibration circuit, as well as a system transient monitor. The coarse calibration helps minimize global process, voltage, and temperature errors for an analog multiphase DLL. The system monitor is used to detect any transients that might cause the DLL to unlock, which could be used to allow the DLL to be recalibrated to the new environmental conditions. The presented measurement results will demonstrate that the DLL can be used in extreme environments such as space, or other extreme environment applications
Delay Flip-Flop (DFF) Metastability Impact on Clock and Data Recovery (CDR) and Phase-Locked Loop (PLL) Circuits
Modeling delay flip-flops for binary (e.g., Alexander) phase detectors requires paying close attention to three important timing parameters: setup time, hold time, and clock edge-to-output (or briefly C2Q time). These parameters have a critical role in determining the status of the system on the circuit level. This study provided a guideline for designing an optimum DFF for an Alexander phase detector in a clock and data recovery circuit. Furthermore, it indicated DFF timing requirements for a high-speed phase detector in a clock and data recovery circuit. The CDR was also modeled by Verilog-A, and the results were compared with Simulink model achievements. Eventually designed in 45 nm CMOS technology, for 10 Gbps random sequence, the recovered clock contained 0.136 UI and 0.15 UI peak-to-peak jitter on the falling and rising edges respectively, and the lock time was 125 ns. The overall power dissipation was 21 mW from a 1 V supply voltage. Future work includes layout design and manufacturing of the proposed design
Recommended from our members
Architectures and Circuits Leveraging Injection-Locked Oscillators for Ultra-Low Voltage Clock Synthesis and Reference-less Receivers for Dense Chip-to-Chip Communications
High performance computing is critical for the needs of scientific discovery and economic competitiveness. An extreme-scale computing system at 1000x the performance of todayโs petaflop machines will exhibit massive parallelism on multiple vertical fronts, from thousands of computational units on a single processor to thousands of processors in a single data center. To facilitate such a massively-parallel extreme-scale computing, a key challenge is power. The challenge is not power associated with base computation but rather the problem of transporting data from one chip to another at high enough rates. This thesis presents architectures and techniques to achieve low power and area footprint while achieving high data rates in a dense very-short reach (VSR) chip-to-chip (C2C) communication network. High-speed serial communication operating at ultra-low supplies improves the energy-efficiency and lowers the power envelop of a system doing an exaflop of loops. One focus area of this thesis is clock synthesis for such energy-efficient interconnect applications operating at high speeds and ultra-low supplies. A sub-integer clockfrequency synthesizer is presented that incorporates a multi-phase injection-locked ring-oscillator-based prescaler for operation at an ultra-low supply voltage of 0.5V, phase-switching based programmable division for sub-integer clock-frequency synthesis, and automatic calibration to ensure injection lock. A record speed of 9GHz has been demonstrated at 0.5V in 45nm SOI CMOS. It consumes 3.5mW of power at 9.12GHz and 0.052 of area, while showing an output phase noise of -100dBc/Hz at 1MHz offset and RMS jitter of 325fs; it achieves a net of -186.5 in a 45-nm SOI CMOS process. This thesis also describes a receiver with a reference-less clocking architecture for high-density VSR-C2C links. This architecture simplifies clock-tree planning in dense extreme-scaling computing environments and has high-bandwidth CDR to enable SSC for suppressing EMI and to mitigate TX jitter requirements. It features clock-less DFE and a high-bandwidth CDR based on master-slave ILOs for phase generation/rotation. The RX is implemented in 14nm CMOS and characterized at 19Gb/s. It is 1.5x faster that previous reference-less embedded-oscillator based designs with greater than 100MHz jitter tolerance bandwidth and recovers error-free data over VSR-C2C channels. It achieves a power-efficiency of 2.9pJ/b while recovering error-free data (BER 200MHz and the INL of the ILO-based phase-rotator (32- Steps/UI) is <1-LSB. Lastly, this thesis develops a time-domain delay-based modeling of injection locking to describe injection-locking phenomena in nonharmonic oscillators. The model is used to predict the locking bandwidth, and the locking dynamics of the locked oscillator. The model predictions are verified against simulations and measurements of a four-stage differential ring oscillator. The model is further used to predict the injection-locking behavior of a single-ended CMOS inverter based ring oscillator, the lock range of a multi-phase injection-locked ring-oscillator-based prescaler, as well as the dynamics of tracking injection phase perturbations in injection-locked masterslave oscillators; demonstrating its versatility in application to any nonharmonic oscillator
A Low-Power Silicon-Photomultiplier Readout ASIC for the CALICE Analog Hadronic Calorimeter
The future e + e โ collider experiments, such as the international linear collider, provide precise measurements of the heavy bosons and serve as excellent tests of the underlying fundamental physics. To reconstruct these bosons with an unprecedented resolution from their multi-jet final states, a detector system employing the particle flow approach has been proposed, requesting calorimeters with imaging capabilities. The analog hadron calorimeter based on the SiPM-on-tile technology is one of the highly granular candidates of the imaging calorimeters.
To achieve the compactness, the silicon-photomultiplier (SiPM) readout electronics require a low-power monolithic solution.
This thesis presents the design of such an application-specific integrated circuit (ASIC) for the charge and timing readout of the SiPMs. The ASIC provides precise charge measurement over a large dynamic range with auto-triggering and local zero-suppression functionalities. The
charge and timing information are digitized using channel-wise analog-to-digital and time-to-digital converters, providing a fully integrated solution for the SiPM readout. Dedicated to the analog hadron calorimeter, the power-pulsing technique is applied to the full chip to
meet the stringent power consumption requirement.
This work also initializes the commissioning of the calorimeter layer with the use of the designed ASIC. An automatic calibration procedure has been developed to optimized the configuration settings for the chip. The new calorimeter base unit with the designed ASIC has been produced and its functionality has been tested
A high resolution data conversion and digital processing for high energy physics calorimeter detectors readout
L'abstract รจ presente nell'allegato / the abstract is in the attachmen
Techniques for Frequency Synthesizer-Based Transmitters.
Internet of Things (IoT) devices are poised to be the largest market for the semiconductor industry. At the heart of a wireless IoT module is the radio and integral to any radio is the transmitter. Transmitters with low power consumption and small area are crucial to the ubiquity of IoT devices. The fairly simple modulation schemes used in IoT systems makes frequency synthesizer-based (also known as PLL-based) transmitters an ideal candidate for these devices. Because of the reduced number of analog blocks and the simple architecture, PLL-based transmitters lend themselves nicely to the highly integrated, low voltage nanometer digital CMOS processes of today. This thesis outlines techniques that not only reduce the power consumption and area, but also significantly improve the performance of PLL-based transmitters.PhDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/113385/1/mammad_1.pd
์ฐจ๋์ฉ CIS Interface ๋ฅผ ์ํ All-Digital Phase-Locked Loop ์ ์ค๊ณ ๋ฐ ๋ถ์
ํ์๋
ผ๋ฌธ (์์ฌ) -- ์์ธ๋ํ๊ต ๋ํ์ : ๊ณต๊ณผ๋ํ ์ ๊ธฐยท์ ๋ณด๊ณตํ๋ถ, 2021. 2. ์ ๋๊ท .This thesis presents design techniques for All-Digital Phase-Locked Loop (ADPLL)
assisting the automotive CMOS image sensor (CIS) interface. To target Gear 3
of the automotive physical system, the proposed AD-PLL has a wide operation range,
low RMS jitter, and high PVT tolerance characteristics.
Detailed analysis of the loop dynamics and the noise analysis of AD-PLL are
done by using Matlab and Verilog behavioral modeling simulation before an actual
design. Based on that analysis, the optimal DLF gain configurations are yielded, and
also, accurate output responses and performance are predictable. The design techniques
to reduce the output RMS jitter are discussed thoroughly and utilized for actual
implementation.
The proposed AD-PLL is fabricated in the 40 nm CMOS process and occupies
an effective area of 0.026 mm2. The PLL output clock pulses exhibit an RMS jitter of
827 fs at 2 GHz. The power dissipation is 5.8 mW at 2 GHz, where the overall supply
voltage domain is 0.9 V excluding the buffer which is 1.1 V domain.๋ณธ ๋
ผ๋ฌธ์์๋ ์๋์ฐจ CMOS ์ด๋ฏธ์ง ์ผ์ (CIS) ์ธํฐํ์ด์ค๋ฅผ ์ง์ํ
๋ AD-PLL ์ ์ ์ํ๋ค. Automotive Physical ์์คํ
์ Gear 3 ๋ฅผ ์ง์ํ๊ธฐ
์ํด ์ ์๋ AD-PLL ์ 1.5 GHz ์์ 3 GHz ์ ๋์ ์ฃผํ์๋ฅผ ๊ฐ์ง๋ฉฐ, ๋ฎ
์ RMS Jitter ๋ฐ PVT ๋ณํ์ ๋ํ ๋์ ๋๊ฐ์ฑ์ ๊ฐ๋๋ค.
์ค๊ณ์ ์์์ Matlab ๋ฐ Verilog Behavioral Simulation ์ ํตํด Loop system
์ ์ญํ์ ๋ํ ์์ธํ ๋ถ์ ๋ฐ AD-PLL ์ Noise ๋ถ์์ ์ํํ์๊ณ ,
์ด ๋ถ์์ ๊ธฐ๋ฐ์ผ๋ก ์ต์ ์ DLF gain ๊ณผ ์ ํํ ์ถ๋ ฅ ์๋ต ๋ฐ ์ฑ๋ฅ์ ์์ธก
ํ ์ ์์๋ค. ๋ํ, ์ถ๋ ฅ์ Phase Noise ์ RMS Jitter ๋ฅผ ์ค์ด๊ธฐ ์ํ ์ค๊ณ
๊ธฐ๋ฒ์ ์์ธํ ๋ค๋ฃจ๊ณ ์์ผ๋ฉฐ ์ด๋ฅผ ์ค์ ๊ตฌํ์ ํ์ฉํ๋ค.
์ ์๋ ํ๋ก๋ 40 nm CMOS ๊ณต์ ์ผ๋ก ์ ์๋์์ผ๋ฉฐ Decoupling Cap ์
์ ์ธํ๊ณ 0.026 mm2 ์ ์ ํจ ๋ฉด์ ์ ์ฐจ์งํ๋ค. ์ธก์ ๋ ์ถ๋ ฅ Clock ์ ํธ์
RMS Jitter ๊ฐ์ 2 GHz ์์ 827 fs ์ด๋ฉฐ, ์ด 5.8 mW์ Power ๋ฅผ ์๋นํ๋ค. ์ด
๋, ์ ์ฒด์ ์ธ ๊ณต๊ธ ์ ์์ 0.9 V ์ด๋ฉฐ, Buffer ์ Power ๋ง์ด 1.1 V ๋ฅผ ์ฌ์ฉํ
์๋ค.ABSTRACT I
CONTENTS II
LIST OF FIGURES IV
LIST OF TABLES VII
CHAPTER 1 INTRODUCTION 1
1.1 MOTIVATION 1
1.2 THESIS ORGANIZATION 3
CHAPTER 2 BACKGROUND ON ALL-DIGITAL PLL 4
2.1 OVERVIEW 4
2.2 BUILDING BLOCKS OF AD-PLL 7
2.2.1 TIME-TO-DIGITAL CONVERTER 7
2.2.2 DIGITALLY-CONTROLLED OSCILLATOR 10
2.2.3 DIGITAL LOOP FILTER 13
2.2.4 DELTA-SIGMA MODULATOR 16
2.3 PHASE NOISE ANALYSIS OF AD-PLL 20
2.3.1 BASIC ASSUMPTION OF LINEAR ANALYSIS 20
2.3.2 NOISE SOURCES OF AD-PLL 21
2.3.3 EFFECTS OF LOOP DELAY ON AD-PLL 24
2.3.4 PHASE NOISE ANALYSIS OF PROPOSED AD-PLL 26
CHAPTER 3 DESIGN OF ALL-DIGITAL PLL 28
3.1 DESIGN CONSIDERATION 28
3.2 OVERALL ARCHITECTURE 30
3.3 CIRCUIT IMPLEMENTATION 32
3.3.1 PFD-TDC 32
3.3.2 DCO 37
3.3.3 DIGITAL BLOCK 43
3.3.4 LEVEL SHIFTING BUFFER AND DIVIDER 45
CHAPTER 4 MEASUREMENT AND SIMULATION RESULTS 52
4.1 DIE PHOTOMICROGRAPH 52
4.2 MEASUREMENT SETUP 54
4.3 TRANSIENT ANALYSIS 57
4.4 PHASE NOISE AND SPUR PERFORMANCE 59
4.4.1 FREE-RUNNING DCO 59
4.4.2 PLL PERFORMANCE 61
4.5 PERFORMANCE SUMMARY 65
CHAPTER 5 CONCLUSION 67
BIBLIOGRAPHY 68
์ด ๋ก 72Maste
Architecture, Modeling, and Analysis of a Plasma Impedance Probe
Variations in ionospheric plasma density can cause large amplitude and phase changes in the radio waves passing through this region. Ionospheric weather can have detrimental effects on several communication systems, including radars, navigation systems such as the Global Positioning Sytem (GPS), and high-frequency communications. As a result, creating models of the ionospheric density is of paramount interest to scientists working in the field of satellite communication. Numerous empirical and theoretical models have been developed to study the upper atmosphere climatology and weather. Multiple measurements of plasma density over a region are of marked importance while creating these models. The lack of spatially distributed observations in the upper atmosphere is currently a major limitation in space weather research. A constellation of CubeSat platforms would be ideal to take such distributed measurements. The use of miniaturized instruments that can be accommodated on small satellites, such as CubeSats, would be key to acheiving these science goals for space weather. The accepted instrumentation techniques for measuring the electron density are the Langmuir probes and the Plasma Impedance Probe (PIP). While Langmuir probes are able to provide higher resolution measurements of relative electron density, the Plasma Impedance Probes provide absolute electron density measurements irrespective of spacecraft charging. The central goal of this dissertation is to develop an integrated architecture for the PIP that will enable space weather research from CubeSat platforms. The proposed PIP chip integrates all of the major analog and mixed-signal components needed to perform swept-frequency impedance measurements. The design\u27s primary innovation is the integration of matched Analog-to-Digital Converters (ADC) on a single chip for sampling the probes current and voltage signals. A Fast Fourier Transform (FFT) is performed by an off-chip Field-Programmable Gate Array (FPGA) to compute the probes impedance. This provides a robust solution for determining the plasma impedance accurately. The major analog errors and parametric variations affecting the PIP instrument and its effect on the accuracy and precision of the impedance measurement are also studied. The system clock is optimized in order to have a high performance ADC. In this research, an alternative clock generation scheme using C-elements is described to reduce the timing jitter and reference spurs in phase locked loops. While the jitter performance and reference spur reduction is comparable with prior state-of-the-art work, the proposed Phase Locked Loop (PLL) consumes less power with smaller area than previous designs
Requirements Study for System Implementation of an Atmospheric Laser Propagation Experiment Program, Volume II
Program planning, ground support and airborne equipment for laser space communication syste
A built-in self-test technique for high speed analog-to-digital converters
Fundaรงรฃo para a Ciรชncia e a Tecnologia (FCT) - PhD grant (SFRH/BD/62568/2009
- โฆ