108,960 research outputs found

    General-Purpose Parallel Simulator for Quantum Computing

    Full text link
    With current technologies, it seems to be very difficult to implement quantum computers with many qubits. It is therefore of importance to simulate quantum algorithms and circuits on the existing computers. However, for a large-size problem, the simulation often requires more computational power than is available from sequential processing. Therefore, the simulation methods using parallel processing are required. We have developed a general-purpose simulator for quantum computing on the parallel computer (Sun, Enterprise4500). It can deal with up-to 30 qubits. We have performed Shor's factorization and Grover's database search by using the simulator, and we analyzed robustness of the corresponding quantum circuits in the presence of decoherence and operational errors. The corresponding results, statistics and analyses are presented.Comment: 15 pages, 15 figure

    Optimising Simulation Data Structures for the Xeon Phi

    Get PDF
    In this paper, we propose a lock-free architecture to accelerate logic gate circuit simulation using SIMD multi-core machines. We evaluate its performance on different test circuits simulated on the Intel Xeon Phi and 2 other machines. Comparisons are presented of this software/hardware combination with reported performances of GPU and other multi-core simulation platforms. Comparisons are also given between the lock free architecture and a leading commercial simulator running on the same Intel hardware

    An Automated Design-flow for FPGA-based Sequential Simulation

    Get PDF
    In this paper we describe the automated design flow that will transform and map a given homogeneous or heterogeneous hardware design into an FPGA that performs a cycle accurate simulation. The flow replaces the required manually performed transformation and can be embedded in existing standard synthesis flows. Compared to the earlier manually translated designs, this automated flow resulted in a reduced number of FPGA hardware resources and higher simulation frequencies. The implementation of the complete design flow is work in progress.\u

    The Optimal Gravitational Lens Telescope

    Get PDF
    Given an observed gravitational lens mirage produced by a foreground deflector (cf. galaxy, quasar, cluster,...), it is possible via numerical lens inversion to retrieve the real source image, taking full advantage of the magnifying power of the cosmic lens. This has been achieved in the past for several remarkable gravitational lens systems. Instead, we propose here to invert an observed multiply imaged source directly at the telescope using an ad-hoc optical instrument which is described in the present paper. Compared to the previous method, this should allow one to detect fainter source features as well as to use such an optimal gravitational lens telescope to explore even fainter objects located behind and near the lens. Laboratory and numerical experiments illustrate this new approach

    The Fraunhofer Quantum Computing Portal - www.qc.fraunhofer.de - A web-based Simulator of Quantum Computing Processes

    Full text link
    Fraunhofer FIRST develops a computing service and collaborative workspace providing a convenient tool for simulation and investigation of quantum algorithms. To broaden the twenty qubit limit of workstation-based simulations to the next qubit decade we provide a dedicated high memorized Linux cluster with fast Myrinet interconnection network together with a adapted parallel simulator engine. This simulation service supplemented by a collaborative workspace is usable everywhere via web interface and integrates both hardware and software as collaboration and investigation platform for the quantum community. The beta test version realizes all common one, two and three qubit gates, arbitrary one and two bit gates, orthogonal measurements as well as special gates like Oracle, Modulo function, Quantum Fourier Transformation and arbitrary Spin-Hamiltonians up to 31 qubits. For a restricted gate set it feasible to investigate circuits with up to sixty qubits. URL: http://www.qc.fraunhofer.d
    corecore