2,127 research outputs found

    Digital receiver study and implementation

    Get PDF
    Computer software was developed which makes it possible to use any general purpose computer with A/D conversion capability as a PSK receiver for low data rate telemetry processing. Carrier tracking, bit synchronization, and matched filter detection are all performed digitally. To aid in the implementation of optimum computer processors, a study of general digital processing techniques was performed which emphasized various techniques for digitizing general analog systems. In particular, the phase-locked loop was extensively analyzed as a typical non-linear communication element. Bayesian estimation techniques for PSK demodulation were studied. A hardware implementation of the digital Costas loop was developed

    Theory of phaselock techniques as applied to aerospace transponders

    Get PDF
    Phaselock techniques as applied to aerospace transponder

    Programmable rate modem utilizing digital signal processing techniques

    Get PDF
    The engineering development study to follow was written to address the need for a Programmable Rate Digital Satellite Modem capable of supporting both burst and continuous transmission modes with either binary phase shift keying (BPSK) or quadrature phase shift keying (QPSK) modulation. The preferred implementation technique is an all digital one which utilizes as much digital signal processing (DSP) as possible. Here design tradeoffs in each portion of the modulator and demodulator subsystem are outlined, and viable circuit approaches which are easily repeatable, have low implementation losses and have low production costs are identified. The research involved for this study was divided into nine technical papers, each addressing a significant region of concern in a variable rate modem design. Trivial portions and basic support logic designs surrounding the nine major modem blocks were omitted. In brief, the nine topic areas were: (1) Transmit Data Filtering; (2) Transmit Clock Generation; (3) Carrier Synthesizer; (4) Receive AGC; (5) Receive Data Filtering; (6) RF Oscillator Phase Noise; (7) Receive Carrier Selectivity; (8) Carrier Recovery; and (9) Timing Recovery

    Emergence and combinatorial accumulation of jittering regimes in spiking oscillators with delayed feedback

    Get PDF
    Interaction via pulses is common in many natural systems, especially neuronal. In this article we study one of the simplest possible systems with pulse interaction: a phase oscillator with delayed pulsatile feedback. When the oscillator reaches a specific state, it emits a pulse, which returns after propagating through a delay line. The impact of an incoming pulse is described by the oscillator's phase reset curve (PRC). In such a system we discover an unexpected phenomenon: for a sufficiently steep slope of the PRC, a periodic regular spiking solution bifurcates with several multipliers crossing the unit circle at the same parameter value. The number of such critical multipliers increases linearly with the delay and thus may be arbitrary large. This bifurcation is accompanied by the emergence of numerous "jittering" regimes with non-equal interspike intervals (ISIs). Each of these regimes corresponds to a periodic solution of the system with a period roughly proportional to the delay. The number of different "jittering" solutions emerging at the bifurcation point increases exponentially with the delay. We describe the combinatorial mechanism that underlies the emergence of such a variety of solutions. In particular, we show how a periodic solution exhibiting several distinct ISIs can imply the existence of multiple other solutions obtained by rearranging of these ISIs. We show that the theoretical results for phase oscillators accurately predict the behavior of an experimentally implemented electronic oscillator with pulsatile feedback

    Time-to-digital converters and histogram builders in SPAD arrays for pulsed-LiDAR

    Get PDF
    Light Detection and Ranging (LiDAR) is a 3D imaging technique widely used in many applications such as augmented reality, automotive, machine vision, spacecraft navigation and landing. Pulsed-LiDAR is one of the most diffused LiDAR techniques which relies on the measurement of the round-trip travel time of an optical pulse back-scattered from a distant target. Besides the light source and the detector, Time-to-Digital Converters (TDCs) are fundamental components in pulsed-LiDAR systems, since they allow to measure the back-scattered photon arrival times and their performance directly impact on LiDAR system requirements (i.e., range, precision, and measurements rate). In this work, we present a review of recent TDC architectures suitable to be integrated in SPAD-based CMOS arrays and a review of data processing solutions to derive the TOF information. Furthermore, main TDC parameters and processing techniques are described and analyzed considering pulsed-LiDAR requirements

    Application of Random Walk Model for Timing Recovery in Modern Mobile SATCOM Systems

    Get PDF
    In a modern mobile satellite communication (SATCOM) system, a ground terminal receiver receives a radio frequency signal that is demodulated to generate a baseband digital signal waveform containing a self-clocking bit stream of digital data. The received baseband digital signal waveform is recovered and tracked using a timing recovery loop (TRL). The traditional TRLs use early-and-late gates, digital transition tracking, filter-and-square, and delay-and-multiply functions. In bit timing detection, the bit stream is self-clocking and the timing differential dithers about correct bit timing in the TRLs. For mobile satellite communication environments, the traditional TRLs drop lock when the loop signal-to-noise ratio (SNR) is smaller than a threshold value or the residual Doppler frequency is larger than the operating loop bandwidth. After dropping lock, the traditional TRLs experience long hang up time due to the need to reacquire the timing pulses. Recently, random walk filters (RWF) have been adapted to improve the bit clock locking stability and are applied to recover bit timing information of a digital data stream. This chapter describes random walk model for timing jitter and discusses how RWF solution can address the timing recovery challenges in mobile satellite communication environments
    • …
    corecore