3 research outputs found
Flexible encoder and decoder of low density parity check codes
У дисертацији су предложена брза, флексибилна и хардверски ефикасна решења за
кодовање и декодовање изузетно нерегуларних кодова са проверама парности мале густине
(енгл. low-density parity-check, LDPC, codes) захтевана у савременим комуникационим
стандардима.
Један део доприноса дисертације је у новој делимично паралелној архитектури LDPC
кодера за пету генерацију мобилних комуникација. Архитектура је заснована на
флексибилној мрежи за кружни померај која омогућава паралелно процесирање више делова
контролне матрице кратких кодова чиме се остварује сличан ниво паралелизма као и при
кодовању дугачких кодова. Поред архитектуралног решења, предложена је оптимизација
редоследа процесирања контролне матрице заснована на генетичком алгоритму, која
омогућава постизање великих протока, малог кашњења и тренутно најбоље ефикасности
искоришћења хардверских ресурса.
У другом делу дисертације предложено је ново алгоритамско и архитектурално решење
за декодовање структурираних LDPC кодова. Често коришћени приступ у LDPC декодерима
је слојевито декодовање, код кога се услед проточне обраде јављају хазарди података који
смањују проток. Декодер предложен у дисертацији у конфликтним ситуацијама на погодан
начин комбинује слојевито и симултано декодовање чиме се избегавају циклуси паузе
изазвани хазардима података. Овај приступ даје могућност за увођење великог броја степени
проточне обраде чиме се постиже висока учестаност сигнала такта. Додатно, редослед
процесирања контролне матрице је оптимизован коришћењем генетичког алгоритма за
побољшане перформансе контроле грешака. Остварени резултати показују да, у поређењу са
референтним решењима, предложени декодер остварује значајна побољшања у протоку и
најбољу ефикасност за исте перформансе контроле грешака.The dissertation proposes high speed, flexible and hardware efficient solutions for coding and
decoding of highly irregular low-density parity-check (LDPC) codes, required by many modern
communication standards.
The first part of the dissertation’s contributions is in the novel partially parallel LDPC
encoder architecture for 5G. The architecture was built around the flexible shifting network that
enables parallel processing of multiple parity check matrix elements for short to medium code
lengths, thus providing almost the same level of parallelism as for long code encoding. In addition,
the processing schedule was optimized for minimal encoding time using the genetic algorithm. The
optimization procedure contributes to achieving high throughputs, low latency, and up to date the
best hardware usage efficiency (HUE).
The second part proposes a new algorithmic and architectural solution for structured LDPC
code decoding. A widely used approach in LDPC decoders is a layered decoding schedule, which
frequently suffers from pipeline data hazards that reduce the throughput. The decoder proposed in
the dissertation conveniently incorporates both the layered and the flooding schedules in cases when
hazards occur and thus facilitates LDPC decoding without stall cycles caused by pipeline hazards.
Therefore, the proposed architecture enables insertion of many pipeline stages, which consequently
provides a high operating clock frequency. Additionally, the decoding schedule was optimized for
better signal-to-noise ratio (SNR) performance using genetic algorithm. The obtained results show
that the proposed decoder achieves great throughput increase and the best HUE when compared
with the state of the art for the same SNR performance
Software Defined Radio Solutions for Wireless Communications Systems
Wireless technologies have been advancing rapidly, especially in the recent years. Design, implementation, and manufacturing of devices supporting the continuously evolving technologies require great efforts. Thus, building platforms compatible with different generations of standards and technologies has gained a lot of interest. As a result, software defined radios (SDRs) are investigated to offer more flexibility and scalability, and reduce the design efforts, compared to the conventional fixed-function hardware-based solutions.This thesis mainly addresses the challenges related to SDR-based implementation of today’s wireless devices. One of the main targets of most of the wireless standards has been to improve the achievable data rates, which imposes strict requirements on the processing platforms. Realizing real-time processing of high throughput signal processing algorithms using SDR-based platforms while maintaining energy consumption close to conventional approaches is a challenging topic that is addressed in this thesis.Firstly, this thesis concentrates on the challenges of a real-time software-based implementation for the very high throughput (VHT) Institute of Electrical and Electronics Engineers (IEEE) 802.11ac amendment from the wireless local area networks (WLAN) family, where an SDR-based solution is introduced for the frequency-domain baseband processing of a multiple-input multipleoutput (MIMO) transmitter and receiver. The feasibility of the implementation is evaluated with respect to the number of clock cycles and the consumed power. Furthermore, a digital front-end (DFE) concept is developed for the IEEE 802.11ac receiver, where the 80 MHz waveform is divided to two 40 MHz signals. This is carried out through time-domain digital filtering and decimation, which is challenging due to the latency and cyclic prefix (CP) budget of the receiver. Different multi-rate channelization architectures are developed, and the software implementation is presented and evaluated in terms of execution time, number of clock cycles, power, and energy consumption on different multi-core platforms.Secondly, this thesis addresses selected advanced techniques developed to realize inband fullduplex (IBFD) systems, which aim at improving spectral efficiency in today’s congested radio spectrum. IBFD refers to concurrent transmission and reception on the same frequency band, where the main challenge to combat is the strong self-interference (SI). In this thesis, an SDRbased solution is introduced, which is capable of real-time mitigation of the SI signal. The implementation results show possibility of achieving real-time sufficient SI suppression under time-varying environments using low-power, mobile-scale multi-core processing platforms. To investigate the challenges associated with SDR implementations for mobile-scale devices with limited processing and power resources, processing platforms suitable for hand-held devices are selected in this thesis work. On the baseband processing side, a very long instruction word (VLIW) processor, optimized for wireless communication applications, is utilized. Furthermore, in the solutions presented for the DFE processing and the digital SI canceller, commercial off-the-shelf (COTS) multi-core central processing units (CPUs) and graphics processing units (GPUs) are used with the aim of investigating the performance enhancement achieved by utilizing parallel processing.Overall, this thesis provides solutions to the challenges of low-power, and real-time software-based implementation of computationally intensive signal processing algorithms for the current and future communications systems
Algorithm-Architecture Co-Design for Digital Front-Ends in Mobile Receivers
The methodology behind this work has been to use the concept of algorithm-hardware co-design to achieve efficient solutions related to the digital front-end in mobile receivers. It has been shown that, by looking at algorithms and hardware architectures together, more efficient solutions can be found; i.e., efficient with respect to some design measure. In this thesis the main focus have been placed on two such parameters; first reduced complexity algorithms to lower energy consumptions at limited performance degradation, secondly to handle the increasing number of wireless standards that preferably should run on the same hardware platform. To be able to perform this task it is crucial to understand both sides of the table, i.e., both algorithms and concepts for wireless communication as well as the implications arising on the hardware architecture. It is easier to handle the high complexity by separating those disciplines in a way of layered abstraction. However, this representation is imperfect, since many interconnected "details" belonging to different layers are lost in the attempt of handling the complexity. This results in poor implementations and the design of mobile terminals is no exception. Wireless communication standards are often designed based on mathematical algorithms with theoretical boundaries, with few considerations to actual implementation constraints such as, energy consumption, silicon area, etc. This thesis does not try to remove the layer abstraction model, given its undeniable advantages, but rather uses those cross-layer "details" that went missing during the abstraction. This is done in three manners: In the first part, the cross-layer optimization is carried out from the algorithm perspective. Important circuit design parameters, such as quantization are taken into consideration when designing the algorithm for OFDM symbol timing, CFO, and SNR estimation with a single bit, namely, the Sign-Bit. Proof-of-concept circuits were fabricated and showed high potential for low-end receivers. In the second part, the cross-layer optimization is accomplished from the opposite side, i.e., the hardware-architectural side. A SDR architecture is known for its flexibility and scalability over many applications. In this work a filtering application is mapped into software instructions in the SDR architecture in order to make filtering-specific modules redundant, and thus, save silicon area. In the third and last part, the optimization is done from an intermediate point within the algorithm-architecture spectrum. Here, a heterogeneous architecture with a combination of highly efficient and highly flexible modules is used to accomplish initial synchronization in at least two concurrent OFDM standards. A demonstrator was build capable of performing synchronization in any two standards, including LTE, WiFi, and DVB-H