1,560 research outputs found
A power efficient neural spike recording channel with data bandwidth reduction
This paper presents a mixed-signal neural spike recording channel which features, as an added value, a simple and low-power data compression mechanism. The channel uses a band-limited differential low noise amplifier and a binary search data converter, together with other digital and analog blocks for control, programming and spike characterization. The channel offers a self-calibration operation mode and it can be configured both for signal tracking (to raw digitize the acquired neural waveform) and feature extraction (to build a first-order PWL approximation of the spikes). The prototype has been fabricated in a standard CMOS 0.13μm and occupies 400μm×400μm. The overall power consumption of the channel during signal tracking is 2.8μW and increases to 3.0μW average when the feature extraction operation mode is programmed.Ministerio de Ciencia e Innovación TEC2009-08447Junta de Andalucía TIC-0281
The SST Fully-Synchronous Multi-GHz Analog Waveform Recorder with Nyquist-Rate Bandwidth and Flexible Trigger Capabilities
The design and performance of a fully-synchronous multi-GHz analog transient
waveform recorder I.C. ("SST") with fast and flexible trigger capabilities is
presented. The SST's objective is to provide multi-GHz sample rates with
intrinsically-stable timing, Nyquist-rate sampling and high trigger bandwidth,
wide dynamic range and simple operation. Containing 4 channels of 256 samples
per channel, the SST is fabricated in an inexpensive 0.25 micrometer CMOS
process and uses a high-performance package that is 8 mm on a side. It has a
1.9V input range on a 2.5V supply, exceeds 12 bits of dynamic range, and uses
~128 mW while operating at 2 G-samples/s and full trigger rates. With a
standard 50 Ohm input source, the SST exceeds ~1.5 GHz -3 dB bandwidth. The
SST's internal sample clocks are generated synchronously via a shift register
driven by an external LVDS oscillator running at half the sample rate (e.g., a
1 GHz oscillator yields 2 G-samples/s). Because of its purely-digital
synchronous nature, the SST has ps-level timing uniformity that is independent
of sample frequencies spanning over 6 orders of magnitude: from under 2 kHz to
over 2 GHz. Only three active control lines are necessary for operation: Reset,
Start/Stop and Read-Clock. When operating as common-stop device, the time of
the stop, modulo 256 relative to the start, is read out along with the sampled
signal values. Each of the four channels integrates dual-threshold trigger
circuitry with windowed coincidence features. Channels can discriminate signals
with ~1mV RMS resolution at >600 MHz bandwidth.Comment: 3 pages, 6 figures, 1 table, submitted for publication in the
Conference Record of the 2014 IEEE Nuclear Science Symposium, Seattle, WA,
November 201
Neural-network dedicated processor for solving competitive assignment problems
A neural-network processor for solving first-order competitive assignment problems consists of a matrix of N x M processing units, each of which corresponds to the pairing of a first number of elements of (R sub i) with a second number of elements (C sub j), wherein limits of the first number are programmed in row control superneurons, and limits of the second number are programmed in column superneurons as MIN and MAX values. The cost (weight) W sub ij of the pairings is programmed separately into each PU. For each row and column of PU's, a dedicated constraint superneuron insures that the number of active neurons within the associated row or column fall within a specified range. Annealing is provided by gradually increasing the PU gain for each row and column or increasing positive feedback to each PU, the latter being effective to increase hysteresis of each PU or by combining both of these techniques
Neuro-memristive Circuits for Edge Computing: A review
The volume, veracity, variability, and velocity of data produced from the
ever-increasing network of sensors connected to Internet pose challenges for
power management, scalability, and sustainability of cloud computing
infrastructure. Increasing the data processing capability of edge computing
devices at lower power requirements can reduce several overheads for cloud
computing solutions. This paper provides the review of neuromorphic
CMOS-memristive architectures that can be integrated into edge computing
devices. We discuss why the neuromorphic architectures are useful for edge
devices and show the advantages, drawbacks and open problems in the field of
neuro-memristive circuits for edge computing
A radiation-hard dual-channel 12-bit 40 MS/s ADC prototype for the ATLAS liquid argon calorimeter readout electronics upgrade at the CERN LHC
The readout electronics upgrade for the ATLAS Liquid Argon Calorimeters at
the CERN Large Hadron Collider requires a radiation-hard ADC. The design of a
radiation-hard dual-channel 12-bit 40 MS/s pipeline ADC for this use is
presented. The design consists of two pipeline A/D channels each with four
Multiplying Digital-to-Analog Converters followed by 8-bit
Successive-Approximation-Register analog-to-digital converters. The custom
design, fabricated in a commercial 130 nm CMOS process, shows a performance of
67.9 dB SNDR at 10 MHz for a single channel at 40 MS/s, with a latency of 87.5
ns (to first bit read out), while its total power consumption is 50 mW/channel.
The chip uses two power supply voltages: 1.2 and 2.5 V. The sensitivity to
single event effects during irradiation is measured and determined to meet the
system requirements
A Methodology to Perform Online Self-Testing for Field-Programmable Analog Array Circuits
This paper presents a methodology to perform online self-testing for analog circuits implemented on field-programmable analog arrays (FPAAs). It proposes to partition the FPAA circuit under test into subcircuits. Each subcircuit is tested by replicating the subcircuit with programmable resources on the FPAA chip, and comparing the outputs of the subcircuit and its replication. To effectively implement the proposed methodology, this paper proposes a simple circuit partition method and develops techniques to address circuit stability problems that are often encountered in the proposed testing method. Furthermore, error sources in the proposed testing circuit are studied and methods to improve the accuracy of testing results are presented. Finally, experimental results are presented to demonstrate the validity of the proposed methodology
- …