4 research outputs found
Recommended from our members
Quadrature LC VCO with passive coupling and phase combining network
A circuit and method for generating a signal is disclosed. The circuit includes a set of wide tuning LC tanks, a set of core transistors cross coupled to the set of wide tuning LC tanks, and a combining network coupled to the set of wide tuning LC tanks and the set of core transistors. The combining network further includes a set of inputs connected to the set of wide tuning LC tanks and the set of core transistors, a set of coupling transistors connected to the set of inputs, a set of source inductors connected to the set of coupling transistors, a coupling capacitor connected to the set of source inductors, a load resistor connected to the coupling capacitor. The combining network combines the set of inputs and the signal is delivered to the load resistor as a fourth order harmonic.Board of Regents, University of Texas Syste
0.42 THz Transmitter with Dielectric Resonator Array Antenna
Off chip antennas do not occupy the expensive die area, as there is no limitation on their
building material, and can be built in any size and shape to match the system requirements, which
are all in contrast to on-chip antenna solutions. However, integration of off-chip antennas with
Monolithic-Microwave-Integrated Chips (MMIC) and designing a low loss signal transmission
from the signal source inside the MMIC to the antenna module is a major challenge and trade off.
High resistivity silicon (HRS), is a low cost and extremely low loss material at sub-THz. It has
become a prevailing material in fabrication of passive components for THz applications. This work
makes use of HRS to build an off-chip Dielectric Resonator Antenna Array Module (DRAAM) to
realize a highly efficient transmitter at 420 GHz. This work proposes novel techniques and
solutions for design and integration of DRRAM with MMIC as the signal source. A proposed
scalable 4×4 antenna structure aligns DRRAM on top of MMIC within 2 μm accuracy through an
effortless assembly procedure. DRAAM shows 15.8 dB broadside gain and 0.85 efficiency.
DRAs in the DRAAM are differentially excited through aperture coupling. Differential
excitation not only inherently provides a mechanism to deliver more power to the antenna, it also
removes the additional loss of extra balluns when outputs are differential inside MMIC. In
addition, this work proposes a technique to double the radiation power from each DRA. Same
radiating mode at 0.42 THz inside every DRA is excited through two separate differential sources.
This approach provides an almost loss-less power combining mechanism inside DRA. Two
140_GHz oscillators followed by triplers drive each DRA in the demonstrated 4×4 antenna array.
Each oscillator generates 7.2 dBm output power at 140 GHz with -83 dBc/Hz phase noise at 100
KHz and consumes 25 mW of power. An oscillator is followed by a tripler that generates -8 dBm
output power at 420 GHz. Oscillator and tripler circuits use a smart layer stack up arrangement for
their passive elements where the top metal layer of the die is grounded to comply with the planned
integration arrangement. This work shows a novel circuit topology for exciting the antenna
element which creates the feed element part of the tuned load for the tripler circuit, therefore
eliminates the loss of the transition component, and maximizes the output power delivered to the
antenna. The final structure is composed of 32 injection locked oscillators and drives a 4×4
DRAAM achieves 22.8 dBm EIRP
Recommended from our members
CMOS Signal Synthesizers for Emerging RF-to-Optical Applications
The need for clean and powerful signal generation is ubiquitous, with applications spanning the spectrum from RF to mm-Wave, to into and beyond the terahertz-gap. RF applications including mobile telephony and microprocessors have effectively harnessed mixed-signal integration in CMOS to realize robust on-chip signal sources calibrated against adverse ambient conditions. Combined with low cost and high yield, the CMOS component of hand-held devices costs a few cents per part per million parts. This low cost, and integrated digital processing, make CMOS an attractive option for applications like high-resolution imaging and ranging, and the emerging 5-G communication space. RADAR techniques when expanded to optical frequencies can enable micrometers of resolution for 3D imaging. These applications, however, impose upto 100x more exacting specifications on power and spectral purity at much higher frequencies than conventional RF synthesizers.
This generation of applications will present unconventional challenges for transistor technologies - whether it is to squeeze performance in the conventionally used spectrum, already wrung dry, or signal generation and system design in the relatively emptier mm-Wave to sub-mmWave spectrum, much of the latter falling in the ``Terahertz Gap". Indeed, transistor scaling and innovative device physics leading to new transistor topologies have yielded higher cut-off frequencies in CMOS, though still lagging well behind SiGe and III-V semiconductors. To avoid multimodule solutions with functionality partitioned across different technologies, CMOS must be pushed out of its comfort zone, and technology scaling has to have accompanying breakthroughs in design approaches not only at the system but also at the block level. In this thesis, while not targeting a specific application, we seek to formulate the obstacles in synthesizing high frequency, high power and low noise signals in CMOS and construct a coherent design methodology to address them. Based on this, three novel prototypes to overcome the limiting factors in each case are presented.
The first half of this thesis deals with high frequency signal synthesis and power generation in CMOS. Outside the range of frequencies where the transistor has gain, frequency generation necessitates harmonic extraction either as harmonic oscillators or as frequency multipliers. We augment the traditional maximum oscillation frequency metric (fmax), which only accounts for transistor losses, with passive component loss to derive an effective fmax metric. We then present a methodology for building oscillators at this fmax, the Maximum Gain Ring Oscillator. Next, we explore generating large signals beyond fmax through harmonic extraction in multipliers. Applying concepts of waveform shaping, we demonstrate a Power Mixer that engineers transistor nonlinearity by manipulating the amplitudes and relative phase shifts of different device nodes to maximize performance at a specific harmonic beyond device cut-off.
The second half proposes a new architecture for an ultra-low noise phase-locked loop (PLL), the Reference-Sampling PLL. In conventional PLLs, a noisy buffer converts the slow, low-noise sine-wave reference signal to a jittery square-wave clock against which the phase of a noisy voltage-controlled oscillator (VCO) is corrected. We eliminate this reference buffer, and measure phase error by sampling the reference sine-wave with the 50x faster VCO waveform already available on chip, and selecting the relevant sample with voltage proportional to phase error. By avoiding the N-squared multiplication of the high-power reference buffer noise, and directly using voltage-mode phase error to control the VCO, we eliminate several noisy components in the controlling loop for ultra-low integrated jitter for a given power consumption. Further, isolation of the VCO tank from any varying load, unlike other contemporary divider-less PLL architectures, results in an architecture with record performance in the low-noise and low-spur space.
We conclude with work that brings together concepts developed for clean, high-power signal generation towards a hybrid CMOS-Optical approach to Frequency-Modulated Continuous-Wave (FMCW) Light-Detection-And-Ranging (LIDAR). Cost-effective tunable lasers are temperature-sensitive and have nonlinear tuning profiles, rendering precise frequency modulations or 'chirps' untenable. Locking them to an electronic reference through an electro-optic PLL, and electronically calibrating the control signal for nonlinearity and ambient sensitivity, can make such chirps possible. Approaches that build on the body of advances in electrical PLLs to control the performance, and ease the specification on the design of optical systems are proposed. Eventually, we seek to leverage the twin advantages of silicon-intensive integration and low-cost high-yield towards developing a single-chip solution that uses on-chip signal processing and phased arrays to generate precise and robust chirps for an electronically-steerable fine LIDAR beam