63 research outputs found
Behavioral modeling for sampling receiver and baseband in Software-Defined Radio
Projecte realitzat en col.laboració amb Illinois Institute of TechnologySoftware Defined-Radio (SDR) consists of a wireless communication in which the transmitter and the receiver are controlled by means of software. Its ultimate goal is to provide a single universal radio transceiver capable of multi-mode multi-standard wireless communications. Modeling of the proper circuits and new designs aimed at SDR is necessary for further development and experimentation. It sharpens our understanding of fundamental processes, helps to make decisions and provides a guide for training exercises. Due to the lack of these models two independent and different models have been created based on new proposed designs. Each modeled design belongs to a different layer of abstraction and therefore, the tool used is different as well.
The first proposed model consist of a Simulink (Matlab) file which models the discrete-time signal processing used in a Discrete-time receiver for Bluetooth Radio. The results show good performance when processing a signal that has been transmitted through a noisy channel. The signal at each step is visualized to see the individual effect of each building block.
The second proposed model narrows down the topic and focuses on a Widely-tunable, Reconfigurable Analog Baseband filter, for which a Verilog-A model, by using Cadence, has been created. The outstanding feature of the filter is that its programmability is based on the duty-cycle of the input control signals. Moreover, Verilog-A modules bring the design really close to the real circuit, allowing the designer to face problems that the real circuit will present and easing the replacement of the building blocks with new ones when desired. The results for this model show a very little error within the passband of the filter that increases when the attenuation introduced for the stopband becomes higher
Estudo de moduladores Sigma-Delta Incrementais
Esta dissertação consiste inicialmente na realização de uma revisão geral a vários tipos
de Moduladores Sigma-Delta implementados de diferentes formas e utilizando várias
estratégias diferentes que possibilitam a sua decimação. Foi também realizada a análise
mais detalhada ao modulador Sigma-Delta Incremental, tendo sido implementado um
modulador de primeira ordem e um modulador de Segunda ordem que foram filtrados
com o filtro CoI (Cascata de Integradores) e um filtro que se baseia num algoritmo de
decodificação ótimo.
Para as arquiteturas que foram desenvolvidas e analisadas detalhadamente, foi obser-
vado em simulações no
software Octave os valores das métricas SNDR e DR de modo a
otimizar as arquiteturas. Com esta análise concluiu-se que, para aplicação em sistemas
reais, tanto para os moduladores primeira ordem como para os moduladores de segunda
ordem, nenhum dos casos analisados (com filtro CoI e com filtro ótimo) tem uma grande
vantagem perante o outro, ainda assim o filtro ótimo obtém valores ligeiramente supe-
riores.This dissertation initially consists of a general review of several types of Sigma-Delta Mo-
dulators implemented in different ways and using several different strategies that enable
their decimation. A more detailed analysis of the Sigma-Delta Incremental modulator
was also carried out, having implemented a first-order modulator and a second-order
modulator which were filtered with the CoI filter (Cascade of Integrators) and a filter
based on an algorithm optimal decoding.
For the architectures that were developed and analyzed in detail, the values of the SNDR
and DR metrics were observed in simulations in Octave software, to optimize the ar-
chitectures. With this analysis it was concluded that, for application in real systems, both
for the first order modulators and for the second order modulators, none of the analyzed
cases (with CoI filter and with optimal filter) has a great advantage over the other, the
optimal filter still gets slightly higher values
Behavioral modeling for sampling receiver and baseband in Software-Defined Radio
Projecte realitzat en col.laboració amb Illinois Institute of TechnologySoftware Defined-Radio (SDR) consists of a wireless communication in which the transmitter and the receiver are controlled by means of software. Its ultimate goal is to provide a single universal radio transceiver capable of multi-mode multi-standard wireless communications. Modeling of the proper circuits and new designs aimed at SDR is necessary for further development and experimentation. It sharpens our understanding of fundamental processes, helps to make decisions and provides a guide for training exercises. Due to the lack of these models two independent and different models have been created based on new proposed designs. Each modeled design belongs to a different layer of abstraction and therefore, the tool used is different as well.
The first proposed model consist of a Simulink (Matlab) file which models the discrete-time signal processing used in a Discrete-time receiver for Bluetooth Radio. The results show good performance when processing a signal that has been transmitted through a noisy channel. The signal at each step is visualized to see the individual effect of each building block.
The second proposed model narrows down the topic and focuses on a Widely-tunable, Reconfigurable Analog Baseband filter, for which a Verilog-A model, by using Cadence, has been created. The outstanding feature of the filter is that its programmability is based on the duty-cycle of the input control signals. Moreover, Verilog-A modules bring the design really close to the real circuit, allowing the designer to face problems that the real circuit will present and easing the replacement of the building blocks with new ones when desired. The results for this model show a very little error within the passband of the filter that increases when the attenuation introduced for the stopband becomes higher
Energy-Efficient Time-Based Encoders and Digital Signal Processors in Continuous Time
Continuous-time (CT) data conversion and continuous-time digital signal processing (DSP) are an interesting alternative to conventional methods of signal conversion and processing. This alternative proposes time-based encoding that may not suffer from aliasing; shows superior spectral properties (e.g. no quantization noise floor); and enables time-based, event-driven, flexible signal processing using digital circuits, thus scaling well with technology. Despite these interesting features, this approach has so far been limited by the CT encoder, due to both its relatively poor energy efficiency and the constraints it imposes on the subsequent CT DSP. In this thesis, we present three principles that address these limitations and help improve the CT ADC/DSP system.
First, an adaptive-resolution encoding scheme that achieves first-order reconstruction with simple circuitry is proposed. It is shown that for certain signals, the scheme can significantly reduce the number of samples generated per unit of time for a given accuracy compared to schemes based on zero-order-hold reconstruction, thus promising to lead to low dynamic power dissipation at the system level.
Presented next is a novel time-based CT ADC architecture, and associated encoding scheme, that allows a compact, energy-efficient circuit implementation, and achieves first-order quantization error spectral shaping. The design of a test chip, implemented in a 0.65-V 28-nm FDSOI process, that includes this CT ADC and a 10-tap programmable FIR CT DSP to process its output is described. The system achieves 32 dB – 42 dB SNDR over a 10 MHz – 50 MHz bandwidth, occupies 0.093 mm2, and dissipates 15 µW–163 µW as the input amplitude goes from zero to full scale.
Finally, an investigation into the possibility of CT encoding using voltage-controlled oscillators is undertaken, and it leads to a CT ADC/DSP system architecture composed primarily of asynchronous digital delays. The latter makes the system highly digital and technology-scaling-friendly and, hence, is particularly attractive from the point of view of technology migration. The design of a test chip, where this delay-based CT ADC/DSP system architecture is used to implement a 16-tap programmable FIR filter, in a 1.2-V 28-nm FDSOI process, is described. Simulations show that the system will achieve a 33 dB – 40 dB SNDR over a 600 MHz bandwidth, while dissipating 4 mW
- …