2 research outputs found

    Optimized Vertical Carbon Nanotube Forests for Multiplex Surface-Enhanced Raman Scattering Detection

    No full text
    The highly sensitive and molecule-specific technique of surface-enhanced Raman spectroscopy (SERS) generates high signal enhancements via localized optical fields on nanoscale metallic materials, which can be tuned by manipulation of the surface roughness and architecture on the submicrometer level. We investigate gold-functionalized vertically aligned carbon nanotube forests (VACNTs) as low-cost straightforward SERS nanoplatforms. We find that their SERS enhancements depend on their diameter and density, which are systematically optimized for their performance. Modeling of the VACNT-based SERS substrates confirms consistent dependence on structural parameters as observed experimentally. The created nanostructures span over large substrate areas, are readily configurable, and yield uniform and reproducible SERS enhancement factors. Further fabricated micropatterned VACNTs platforms are shown to deliver <i>multiplexed</i> SERS detection. The unique properties of CNTs, which can be synergistically utilized in VACNT-based substrates and patterned arrays, can thus provide new generation platforms for SERS detection

    Growth of Ultrahigh Density Single-Walled Carbon Nanotube Forests by Improved Catalyst Design

    No full text
    We have grown vertically aligned single-walled carbon nanotube forests with an area density of 1.5 × 10<sup>13</sup> cm<sup>–2</sup>, the highest yet achieved, by reducing the average diameter of the nanotubes. We use a nanolaminate Fe–Al<sub>2</sub>O<sub>3</sub> catalyst design consisting of three layers of Al<sub>2</sub>O<sub>3</sub>, Fe, and Al<sub>2</sub>O<sub>3</sub>, in which the lower Al<sub>2</sub>O<sub>3</sub> layer is densified by an oxygen plasma treatment to increase its diffusion barrier properties, to allow a thinner catalyst layer to be used. This high nanotube density is desirable for using carbon nanotubes as interconnects in integrated circuits
    corecore