https://ntrs.nasa.gov/search.jsp?R=19650019620 2020-03-17T02:04:54+00:00Z


Set in

GPO PRICE	\$
CFSTI PRICE	
Hard copy Microfiche	(HC)
Microficite ff 653 July 65	

10 para

4.1

Read



RE-ORDER NO. 65-335 478-F

#### APPENDIX F

#### PM RECEIVER

Submitted as part of the Final Report

for RF Test Console on JPL

Contract No. 950144

NAS 7-100

G. R. Vaughan CONTRIBUTORS: H. E. Burley J. B. Sivley

DATE: October 15, 1964

## WESTINGHOUSE DEFENSE AND SPACE CENTER

SURFACE DIVISION

ADVANCED DEVELOPMENT ENGINEERING

PM RECEIVER REPORT

65-332 ARP F

L

#### (TABLE OF CONTENTS)

- 1.0 STATEMENT OF WORK
- 2.0 INTRODUCTION
  - 2.1 PM Receiver Block Diagram
  - 2.2 S/N Summer Matrices
  - 2.3 Tracking Loop Signal and Noise Power Levels
  - 2.4 Demodulation Channel Signal and Noise Dower Levels
- 3.0 CARRIER TRACKING LONP DESIGN
  - 3.1 Limiter Suppression
  - 3.2 Tracking Loop Parameters at Threshold
  - 3.3 Tracking Loop Parameters above Threshold
  - 3.4 Tracking Loop Filter
- 4.C TRACKING LOOP MECHANIZATION
  - 4.1 Distribution of Tracking Loop Gain-
  - 4.2 Phase Detector
  - 4.3 Loop Amplifier
  - 4.4 Reference Oscillator
  - 4.5 Frequency Multipliers
  - 4.6 Crystal VCO
  - 4.7 First IF Amp and Crystal Filter
  - 4.8 Limiter
  - 4.8.1 Second IF Amplifier
  - 4.9 Mixer

5.0 AGC LOOP DESISN

5.1 Distribution of Loop Gain

l

TABLE OF CONTENTS (Continued)

65-335 APR+

3

- 5.2 AGC Loop Mechanization
- 5.3 AGC Loop Filter Components
- 6.0 INPUT AMPLIFIER
  - 6.1 Noise Figure Considerations
- 7.0 WIDEBAND DEMODULATION CHANNEL
  - 7.1 Demodulation Channel Input Filter
  - 7.2 Wideband Demodulation Channel Distribution Amplifier, Limiter, and Phase Detector Driver

- 7.3 Demodulation Channel Phase Detector
- 8.0 PREDETECTION RECORD
- 9.0 PREDETECTION PLAYBACK
- 10.0 FREQUENCY SYNTHESIZER
- 11.0 OUTPUT AMPLIFIERS
- 12.0 SPECIFICATION EXCEPTIONS

65.335 AYP,F

4

## LIST OF ILLUSTRATIONS

FIGURE	TUTLE
2.1	PM Receiver Block Diagram
2.2	S/N Summer S/N Ratios as a function of
	Noise Bandwidth
2.3	PM Receiver Tracking Channel Level Dia-
	gram
2.4	PM Receiver Deschalation Shannel Level
	Diagram
3.1	Phase Model, ATT loop above Threshold
3.2	Frequency Lessonse of P (3) and 1-H (s)
	as a Function of Limiter Suppression
3.3	Passive Filter .
3.4	Active Loop Filter
3.5	Carrier Tracking Loop Filter (Passive)
3.6	Carrier Tradaing trop Vituar (Active)
3.7	Carrier Tracking Loop Amplifter
4.1	Wideband Thass Detector
4.2	Phase Detector Video Bandwidth Characte-
	ristics
4.3	Linearity of Phase Letector Voltage Transfer
4.4	Noise Consideration of the Tracking Loop
	Amplifier
4.5	Wvs $H(s)$ and $l - H(s)$
4.6	

LIST OF ILLUSTRATIONS (Continued)

4.7	Simplified Clapp Oscillator
4.8	Equivalent Circuit of Crystal and
	Sustaining Circuit
4.9	Simplified Diagram of Oscillator
	and AGC System
4.10	Simplified Reference Oscillator
4.11	1 MC Frequency Standard
4.12	Comparison of Measured Short Term
	Stability and Theoretical Limit
4.13	Long Term Stability Test Set
4.14	Frequency Multiplier
4.15	Spurious Levels - 1-5MC Frequency
	Multiplier
4.16	Schematic - 1-5MC Multiplier
4.17	Multiplier Short Term Stability Test Set
4.18	Frequency vs Varicap Voltage
4.19	Table of Frequency vs Varicap Voltage
4.20	Feedback pair
4.21	Tunnel Diode Limiter - CKT 1
4.22	Tunnel Diode Limiter - CKT 2
4.23	Cascaded Tunnel Diode Limiter
4.24	Basic Conventional Limiter - Amplifier
	Circuit
4.25	RF Amplifier Schematic
4.26	Balanced Mixer
4.27	Translated Information Spectrum
· · · · · ·	

iσ

5

65.335 MAPE

# LIST OF ILLUSTRATIONS (Continued)

65-335 APP.F

5.1	Simplified AGC Block Diagram
5.2	Linearity of Phase Detector Voltage
	Transfer
5.3	AGC Network
6.1	Input Amplifier System
6.2	Input Amplifier and Mixer Noise Figure
	Characteristics
7.1	Closed Loop Amplitude Response of 4 Pole
	Filter
7.2	Closed Loop Group Delay of 4 Pole Filter
7.3	Linearity of Phase Detector Voltage
•	Transfer
8.1	Predetection Record Spectrums
8.2	Predetection Record Spectrum with an
	Additional Stage of Up Conversion and
	Down Conversion
8.3	Revised System
9.1	Predetection Playback Spectrums
9.2	Block Diagram of Modified Predetection
	Playback System
9.3	Predetection Playback Spectrums with an
	Additional Stage of Up Conversion
10.1	10 MC Distribution Amplifier

 $\mathcal{U}$ 

#### Outline P.M. Receiver Study

(10) 19 65-335 APP

#### 1.0 Statement of Work

- (3) Perform an analysis of a PM receiver which satisfies the requirements of JPL Specification GPG-15062-DSN, paragraph 3.5.1. The analysis shall include the tracking boos design and an investigation of the pohievable dynamic range of the demodulator wideband phase detector. The analysis shall yield a block diagram indicating paradonse havels and the dynamic range of signal and noise colleges.
- (4) Concentrate the P.N. receiver experimentation on the wideband detector, the tracking loop during is mobilized to the extent sufficient to support a valid FN receiver used to blan during a later implementation phase.

#### 2.0 Introduction

The P.M. Receiver block Hiagram is included in Section 2.1. Section 2.3 and 2.4 deal with the detailed signal and noise power levels throughout the receiver and their relationship to the S/N matrices.

Further, these sections correlate the assumed linear power capabilities of the receiver components with the S/N matrices.

65-335 APP,F

The succeeding sections of the report include the tracking loop design, AGC loop design and detailed mechanization data of each receiver of unit. In conclusion the receiver specification is one notioner of exceptions listed.


2.1 P.M. Receiver block Disgram

Figure 2.1 indicates the PM deceiver block diagram. The basis configuration is essentially the same as batlaned in D.U.Sper. GRO-19962-DON. The changes are listed below. The detailed reasons dor the banges are included in the appropriate succeeding sorthund

A variable attenuator (0-35 DF) precedes the leget
 Amplifier.

2. Provision is made to substitute a 100 KC filter prior to the Input Amplifier.

3. The 10 mc reference oscillator shall be mechanized as a 1 mc oscillator with appropriate frequency multipliers.



10

4. The 60 mc VCO shall be mechanized as a 1 mc oscillator with appropriate frequency multipliers.

5. The predetection record mechanization shall include an additional stage of up and down conversion.

6. The predetection playback shall include an additional stage of up conversion.

2.2 S/N Summer Matrices

The signal to noise ratio capability of the 1/N lummer is shown in matrix form in figure 2.2. Consider figure 2.24. The saterix is referenced to a noise bandwidth of 3.0 cps (2010 = 3.0 cps). Par. 5.5.1.3.8 specifies that the minimum standard — loop noise battar of while be 3.0 ops defined at the receiver absolute threshold (Odb 2/N ratio in 2007). Forever, the loop noise bandwidth must be variable from 1 to 1000 ops at differently defined thresholds. As shown by matrix 2.24, Odb 3/N is achieved at the signal and noise levels of -70 dbm. The 3/N Summer Signal and Noise attenuator's range extend from Odb to (1db although the matrix indicates Odb to 50db. Therefore, if required, the minimum signal-level can be ex-


		· · · · · · · · · · · · · · · · · · ·	and the state of the	Tog all all	21.5 - 12	SWT MALISON				• •			. , <b>. 22</b>	AREF	
	and and a count		and the second	<ul> <li>March 19, 19, 19, 19, 19, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10</li></ul>	とう とう ひゃ から ひぞうひょう あん		: LL								
	ы. С. С. С	<ul> <li>V</li> <li>T</li> <li>P</li> <li>I</li> <li>I</li></ul>	See The second sec	-		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	तो स प्रि अ अ अ अ	•							•
	1		a	こうしょう かんかい ちょう ひょうしん	an a		ال المراجع الم							r Bennandin an 'n breffens beskele felste der einste Bertin i den ste beskelet i den ste beskelet. Der	
10 10 150 15 15 15 10 10 10	5 - 75 - 21 - 24 - 27 - 58 - 🙆	in the age of the for the	```	16 · 011 -		ere superior	F.DURE 25.9	<b>5</b> -4		F J. 25 Z A. SUMME	. 🛋	ELI CORP			
									- Ř'μ	W Dumme (not 45 a Orse Ban	FLUCTION O	ELECTRO	NICS DIVISI	NC NC	

tended to -81dbm yielding a S/N of -11db in a noise bandwidth of 3.0 cps.

The S/N ratios referenced to 2KC, 6 mc and 10 mc noise bandwidths are shown in Figures 2.2B, 2.2C and 2.2D respectively.

2.3 Tracking Loop Signal and Noise Power Levels

Figure 2.3 indicates the PM Receiver caltier Tracking channel signal and power levels over the dynamic range of the C/N Surger, Now 1 shows the gain (or loss) of each channel component graws in the block diagram found in figure 2.3. Rows 2 through 9 indicate various input signal and noise levels. Columns & through 21 indicate the signal and noise levels at the block diagram components for the assumed input signal and noise levels. Consider Row 2. The minimum unmodulated carries of particular the noise is zero. Tracing across row 2, the attenuator loss is Odb and the signal level at the input amplifier is -70dbn. The Input Amplifier gain is +16db; therefore, the signal level to the 10db pad is -54dbm etc. Tracing across row 2 to column 22, note that the power input to the phase detector is 20dbm and the limiter is in 6db of limiting on the unmodulated carrier. The limiter output limit level is Odbm as shown in column 20.



The RMS output power capability of each component in the block diame

is listed in row 10. The block diagram components are linear to 30

example, the 1st IF output RMS linearity is listed as Odbm. The unit shall

be linear to + 10dbm (30). To examine any block diagram component for over

load for various signal and noise power inputs compare row 10 with the store

and noise power listed.

The S/N Matrices Figures 2.24 through 2.2D list the minimum unmodulation

carrier as -70dbm. Row 2, column 7 of Figure 2.3 indicates that the AGC

regulates the Input Amplifier gain at Lodb on the minimum carrier. Row 3,

column 7 shows that when the carrier is suppressed like by modulation the

Input Amplifier gain is maximum and the receiver is at AGC Threshold. There

fore, the maximum allotted carrier suppression attributed to modulation is likeb.

Figure 2.1, the PM Receiver Block Diagram, lists a variable attenuator prior to the Input Amplifier. The S/N Matrices, Figure 2.2, indicate the

signal dynamic range as -20dbm to -70dbm. An additional llub carrier dyna-

mic range is attributed to angle modulation. The total carrier dynamic range

is 64db. If the Input Amplifier and AGC system are designed to accommodate

blob variation of carrier level, the Input Amplifier gain must be at least blub. However, as will be pointed out later in this section the receiver gain at 10 mc bandwidth must be minimized. Therefore, the dynamic range of the Input Amplifier gain has been established as 30db. or 14db to accommodate change in carrier level attributed to angle modulation and 16db to accommodate carrier level changes made in the S/N Summer. The input Variable Attenuator range extends from 0 to 35db. The total receiver carrier dynamic range is 65db - 30db AGC and 35db manual. The S/N Matrices, Figure 2.2A and 2.2D show the relative S/N ratios as a function of the 10 mc receiver front end noise bandwidth and the 3 cps minimum tracking loop absolute threshold noise bandwidth. It is imperative that the tracking loop be tested at 3 cps 2 PLO. However, what happens to the 10 mc bandwidth front end at this S/N ratio? Figure 2.2D, Row 1, column 6 indicates the S/N ratio is -65.2h dbm in 10 mc when the S/N ratio in 3 ops is Odbm as shown by Figure 2.2A row 1 column 6. The PM Receiver Tracking channel Level Diagram, Figure 2.3, Row 5 shows the relative signal and noise power levels throughout the receiver front end and tracking loop for Odb S/N in 2 BLD of 3 cps. A comparison of row

5 and row 10, Figure 2.3, indicates that the Input Amplifier and Mixer are overloaded on noise by 11.24 dbm and +4.24 dbm respectively. The problem

65-335 APP

10

is attributed to the large difference of noise bandwidth of the receiver

front end and carrier tracking channel. The problem would become more difficult if the Input Amplifier gain were increased to accommodate the b 6hdb carrier dynamic range with the AGC system.

One solution, is to build the receiver front end (Input Amplifier and Mixer) such that noise overload doesn't occur at S/N of -65.2hdb in 10 mc. The linear peak power capability of the Input Amplifier and mixer must become +21.2hdbm and +14.2hdbm respectively (allowing 10dbm of linear power capability above RMS noise). However, the S/N ratio at the wideband demodulation channel phase detector is -63db (6mc noise bandwidth) under these conditions. The resulting data from the demodulation channel is of doubtful value at -63db S/N ratio. Further, the task of building the Input Amplifier and Mixer to accommodate the noise levels quoted, in our opinion, is not practical. An alternate solution is to provide a 100 KG noise bandwidth filter prior to the Input Amplifier when testing the tracking loop for


Odb S/N in 2 BLO of 3.0 cps. The resulting signal and noise power levels in 100 KC moise bandwidth throughout the receiver front end and carrier tracking channel are indicated by figure 2.3 row 6. A comparison of row 6 and row 10 reveals that the 100 KC filter preceding the receiver front end reduces the noise power to an acceptable level (mixer 1.24 db overload). The RMS power capability of each unit in the receiver front end and the predetection portion of the tracking loop is listed in row 10 figure 2.3. The second IF amplifier shall be capable of delivering 2 watts linear, small. signal power (+33 dbm). The RMS linear capability is listed as +23 dbm allowing an additional 10dbm linear capability. The same criteria has been applied to all the power capabilities listed in row 10 figure 2.3. 2.4 Demodulation Channel Signal and Noise Power Levels

65-335 APP

Figure 2.4 constitutes a matrix correlating input signal and noise

levels with the receiver front end and wideband demodulator power capabilities. The diagram displays the same data as figure 2.3 but figure 2.4 is referenced to the receiver front end and wideband demodulation channel.

Rows 1, 2 and 3 of Figure 2.4 indicate the dynamic range of all wide-



Ñ

band demodulation channel components shown in the block diagram at the bottom of the figure as the noise free carrier is varied from -20dbm to -84dbm. Row 4 indicates the noise overloading for a S/N ratio of -65.24 db in 10 mc or -63db in 6 mc. If uncontrolled limiting (noise overloading) occurs at a S/N ratio of -63db in the 6 mc demodulation bandwidth, what S/N ratio should the demodulation channel accommodate? The cognizant engineer has suggested that the S/N ratios of principal interest extends from Odb to -30db in the 6 mc bandwidth. A S/N ratio of -40db in the 6 mo bandwidth is listed in row 5, figure 2.4. As shown the mixer is close to noise overload; however, the other components are below the maximum allotted power capacity. Therefore, a S/N ratio of -40db in 6 mc nuise bandwidth is specified as the limit of the wideband demodulator channel. Numerically this means that the wideband demodulation channel shall operate with controlled limiting at any point on the figure 2.20 and 2.2D matrix below the lines indicated. Further, this means that the ratios of RMS noise voltage to RMS signal voltage at the video output of the wideband phase detector shall be 100/1.

3.0 Carrier Tracking Loop Design

3.1 Limiter Suppression

Paragraph 3.5.1.3.8 b states: "The receiver shall have (4) standard loop noise bandwidths of 3, 12, 20 and 48 cps in the passive configuration defined at the <u>receiver absolute threshold operating point</u>. It shall be possible to simply and reliably change the loop filter components in order to operate with either the same bandwidths at different threshold points, or with any other loop noise bandwidth from 1 to 1000 cps".

Consider the selection of 2 ELO = 1.0 cps. The S/N ratio in the loop noise bandwidth at the receiver absolute threshold is assured to be Odb. The predetection noise bandwidth is 2 KC as established by the narrow band IF amplifier. The S/N ratio in the predetection bandwidth is simply the ratio of loop noise bandwidth to predetection bandwidth or 10 Log 1/2000 =-33db. It is assumed that modulation components in the predetection bandwidth do not add to the noise power. The suppression factor of the tracking loop limiter,  $\alpha'$ , as outlined by Martin<sup>1</sup> is:

$$\alpha_{o}^{2} = \frac{1}{1 + \frac{4}{4\pi} \left(\frac{N_{s}}{s}\right)_{i}}$$
 (1)

Since N/S = 2000/1,  $c_1$  = .02. The limiter suppression factor

above threshold, ..., approaches unity as a limit. The ratio of limiter

suppression factor at threshold to that above threshold becomes  $\frac{1}{\sqrt{2}} = .02 = \mu$ .

jÙ

3.2 Tracking Loop Parameters at Threshold

The specification indicates (par 3.5.1.3.7) that the PM receiver loop gain shall be sufficiently large such that the residual loop static phase error is negligible over the normal receiver operating range as determined by the transmitter tuning range and the system frequency instabilities, when the VCO is tuned to its zero-voltage quiescent frequency. The loop gain stability over this same range shall be within  $\pm$  3 percent of nominal.

The relationship between loop gain and residual phase error is indicated by equation 2.

(2)

2

 $\Delta \Delta = \frac{K \Delta \omega}{3}$ 

where  $\angle \omega$  represents the detuning of the transmitter standard (500 cps) plus the long term instabilities of the transmitter/receiver frequency standards. Assume the specified negligible phase error is assigned the value of one degree. Further, assume that the specified negligible residual phase error is meaningful only above threshold. The no noise loop gain (G)

required is

$$G(\frac{1}{sec}) = \frac{500 crs \cdot 360 \ /cycle}{1 deg} = 180,000$$
  
(3)
  
= 105 db

The specification sug ests that the tracking loop design optimize the loop at threshold. Therefore, the no-noise loop gain G (277 Km Kvco Ka) is modified to include the limiter suppression as follows:  $G_o = 2\pi T K_m K_{vco}$  $K_a < \sigma = 180,000$ .  $0.02 = 3600 \frac{1}{\text{sec.}}$  The basic loop relationships as outlined by Martin, Rechtin and datts include:

$$\frac{e_{0}}{e_{1}} = \frac{1 + \tau_{2} s}{\tau_{1} s}$$
(4)

$$I_1 = \left( K_1 + R_2 \right) C = \frac{G_0}{R_0^2} \qquad (5)$$

$$\mathcal{E}_{o} = \frac{1}{\sqrt{2}}$$
(6)

It follows that for 2BLO = 3.0, 12.0, 20.0 and 48.0 cps with Go = 3600 l/sec the time constants  $T_i$  and  $T_2$  become as listed in Table 3.1.

2 B ĨO	T <sub>1</sub> (Sec)	$\mathcal{T}_2$ (Sec)	ن ک (1/sec)
3.0	450	0.5	360 0
12.0	12.0.	0,125	3600
20.0	10.05	0.075	3600
48.0	1.75	0.031	3600

Table 3.1 Loop Time Constants

3.3 Tracking Loop Parameters Above Threshold

The tracking loop

is optimized with regard

65-335 APP F

23

to noise bandwidth at threshold. Above threshold the limiter suppression

factor, 📯 , approaches unity as the limit. The loop gain, damping,

natural resonant frequency and noise bandwidth vary as outlined by




Figure 3.1 Linear Phase Model, APC Loop Above Threshold

Equations (4), (5), and (6) on page 16.

.

111 65-335 APP F

shows threshold 
$$G_{o}$$
 becomes  $\sqrt[4]{a_{o}}G_{0}$   
 $F_{i}(S) = \frac{\sqrt{2}}{R_{o}}S + 1$   
 $\frac{G_{0}}{R_{o}}S = \frac{8^{-}(1+\sqrt{2}S)}{G_{o}S}$  (11)  
 $\frac{G_{0}}{R_{o}}S = \frac{2}{G_{o}}S$   
 $H_{o}(S) = \frac{2}{\alpha_{o}}\frac{G_{o}}{S}F_{i}(S) = \frac{2}{\alpha_{o}}\frac{B_{o}^{2}(1+\sqrt{2}S)}{S^{2}}$  (12)  
 $\frac{1}{S^{2}}$   
 $H(S) = \frac{H_{o}(S)}{1+H_{o}(S)} = \frac{2}{\alpha_{o}}\frac{B_{o}^{2}(1+\sqrt{2}S)}{S^{2}}$  (13)  
 $\frac{1}{S^{2}}$ 

$$H(s) := \frac{\Theta_0(s)}{\Theta_1(s)} = \frac{1 + \frac{\sqrt{2}}{B_0}s}{\frac{1 + \sqrt{2}}{B_0}s + \frac{\sqrt{2}}{B_0}s + 1}$$
(14)

REARDER M. 65-335 APP.F

$$-H(s) = \frac{C(s)}{\Theta_{1}(s)} - 1 - \frac{1 + \sqrt{2}}{B_{0}^{2}} + \frac{\sqrt{2}}{B_{0}^{2}} + 1 + \frac{\sqrt{2}}{B_{0}^{2}} + \frac{\sqrt{2}}{B$$

$$H(S) = \frac{e(S)}{\Theta_{a}(S)} = \frac{\alpha_{0}}{\alpha_{a}} \frac{z^{2}}{z_{a}}$$
(16)  
$$\omega_{n} = \sqrt{\alpha_{a}} \frac{\sqrt{\alpha_{a}}}{\alpha_{a}} \frac{z^{2}}{\varepsilon_{0}} + \sqrt{z} + 1$$
(17)

$$\mathcal{E} = \sqrt{\frac{2}{\alpha_0}} \cdot 0.707 \tag{18}$$

$$2B_{L} = 2\frac{B_{L0}}{3} \left( 1 + 2\frac{\alpha}{\alpha_{0}} \right)$$
(14)

The influence of  $\mathcal{A}_{\mathcal{A}}$  on the closed loop response  $\mathcal{A}_{\mathcal{A}}$  is indicated as follows from equation (14):

$$\left| H(G) \right| = \left| 1 + \frac{2}{3} \left( \frac{\omega}{2} \right)^{2} + \frac{\omega}{1 + 2} \left( \frac{\omega}{2} \right)^{2} + \frac{\omega}{1 + 2} \left( \frac{\omega}{2} \right)^{2} \right|_{S = \frac{1}{2}}$$

The plot of H (s) as a function of  $\mathcal{B}_{\mathcal{B}_{\mathcal{S}}}$  at threshold and above threshold

is indicated in figure 3.2. It follows that the influence of  $\mathcal{L}_{a}$  on 1-H(S)

is similarly computed from equation (16).

 $\left| I - H(S) \right| = \frac{\alpha_0}{\alpha} \left( \frac{\omega}{E} \right) + \frac{\alpha_0}{\alpha} \left( \frac{\omega}{E} \right) +$ The plot of 1 - H(s) as a function is also indicated in figure

3.2. Table 3.2 summarizes the effects of limiter suppression on the 1.0

cps noise bandwidth loop.

2BLC

**Wn** 

H(3)

Threshold Above Threshold 1.0 cps 33.7 cps 0.994 rad/sec 6.67 rad/sec 0.707 5.0 0.02


21

 $\frac{\left(1+\frac{\sqrt{2}}{3}\right)}{1+\frac{\sqrt{2}}{2}} + \frac{2}{3} = \frac{2}{3}$ 

 $(1 + \sqrt{2}_{B_{3}})$ 

 $1 + \frac{1}{2} + \frac{1}{2}$ 

· 图题: 165-335 APP.P



2BL

Table 3.2 Summary of limiter Suppression

•	Table 3.3	indicates	the	influence	of	on	the	various	loco	
	. •		•						•	
conf	lgurations					•			•	· · · .
÷.,										

			1
1.0 cps	33.7 cps	6.67 ind/sec	50
3.0	59	15.2	29
12.0	120.8	s 123.3	14.6
20.0	157	63.	11.3
48.0	251	123	7.36
1000.0	1580	1290	1.87


Table 3.3 Effects of Limiter Suppression on Specified Tracking Loop Bandwidths.


# 3.4 Tracking Loop Filters

2BIO

The carrier tracking loop filter can be mechanized either with passive

components or an active operational amplifier in association with passive






components. Each approach has its advantages and its limitations as

discussed below.

The passive circuit is of the familiar form shown in Figure 3.3.

11 19 19 65-335 APP. P



### Figure 3.3 Passive Filter

This lag-lead network has the advantage of simplicity and stability with the use of precision resistors and capacitors. The dicadvantages become apparent in applications requiring large time constants.

For example, for a desired bandwidth of 1 cps (2 BLO) and an open

loop gain of 360 1/sec the value of  $(. - (R_1 + R_2))$  is equal to

where  $B_0 = 2 \frac{B}{L0} / 1.06$ . = 404 seconds and the value of R is 40.25

megohms. This order of resistance requires special consideration with re-

gard to class of component and mounting. A leakage path from terminal to terminals should be of 40,000 megohus or higher.

Elevel 65-335 APP.F

30

A more severe leakage problem occurs in the amplifier circuit

following the filter time constants. Depending on the approach taken

the resistances encountered in such a circuit could be in the range of

thousands of megohms and leakage requirements near the million megohm

level.

By taking special precautions in the design of these low leakage circuits the desired values can be achieved. Glass sealed resistors are available to values of millions of megohns. For high resistance in operational amplifier applications one approach which has been proven to be effective provides a grounded strap mounting which diverte surface leakage currents to ground while preserving a high terminal resistance. For mounting on a printed circuit card it is nuceasary to use a clad material which has very low moisture absorption such as teflon. The use of ground separation between terminals and dust proof containers are also

helpful.

Although the above methods can be applied to solve many leakage.

problems it remains difficult to insure that a desired tolerance of 1%

will be maintained under various environmental conditions. It is desirable to restrict the resistance values, if possible, to those which are not excessive where more standard, less expensive components and techniques can be employed.

65-335 773

3

It should be noted that the leakage problem becomes leas severe as the loop bandwidth is widened. For the higher bandwidths the passive filter can be applied without reservation. For the low bandwidths a more satisfactory approach would use the active filter including an operational amplifier. Actually in both the active and passive filters an amplifier is required. The passive filter requires an isolating amplifier to properly load the passive circuit.

The active filter will take the form shown in Figure 3.4.




Figure 3.4 Active Loop Filter

The circuit consists of a high gain dc amplifier with input and feedback networks to achieve a lag-lead response identical to the passive filter. Ideally, the lag corner would not be necessary to loop operation. However, amplifiers are never completely free of drift and the dc feedback resulting from R prevents the amplifier from drifting to saturation when the loop is unlocked for prolonged intervals.

65-335 ARPF

The active filter has the distinct advantage of a relatively low output impedance such that the circuitry which follows will not load the filter and degrade its performance. The filter will be arranged to have a slight loss of 3.5db by making  $R_1 = 1.5 R_2$ . The reason for this is to prevent overload on low frequency beats which occur when the loop is unlocked and which will reach an amplitude of  $\pm 15$  volts pp. Since the amplifier is rated for only  $\pm 10$  volts pp it is desirable to take the small loss in order to keep the filter linear.

Four bandwidths (2  $B_{LO} = 3$ , 12, 20 or 48 cps) will be selectable for the carrier tracking loop by a flexible patching arrangement which connect the required components for the passive filter or for the input

and feedback networks of the active filter. The internal 10 µfd capacitor will remain fixed for all bandwidths provided internally. External filter

arrangements can be applied via appropriate terminals at the patch panel.

For each of the four bandwidths the dc gain and lag corner can be selected

to permit a 30 degree phase error in the presence of a 500 eps frequency

error, Since the phase error would normally be 1 degree, in order to cause

a 30 degree error the loop gain must be reduced and the lag corner suitably

corrected.

Table 3.4 is a summary of the loop filter

65-335 APP

parameters and component values for the passive filter shown in Figure 3.5.

The values shown are also applicable to the passive filter indicated in

Figure 3.6.

For both filter configurations the circuit components must be high

quality precision units. The resistors will normally be carbon deposited,

1%, resistors of the RN70B class. Victorean glass sealed resistors will

MARIE 66.335 APP. P

be used for the higher resistance values.

The capacitor used must exhibit very high insulation resistance with a capacitance tolerance of 3% or better. The insulation resistance must be at least 1000 times the highest value of R, in order to degrade R, by no more than .1%. Plastic film capacitors with dielectrics of mylar, polystyrene, or teflon are commonly used in such applications. Mylar. capacitors have insulation resistance times capacitance values of 10<sup>5</sup> megohm-ufarads at 25°C. The 10 ufd unit therefore has an insulation resistance of 10 megohms. The highest value of  $R_3$  in fable 3.4 is 4.03 megohms, therefore, the mylar unit is suitable. The other dielectrics mentioned have insulation resistance values grader than of ar and consequently are also suitable. The mylar unit will be physically smaller than polystyrene or teflon capacitors and therefore is preferred.

The operational amplifier considered is the Philbrick SPL56 chopper stablized unit. The manufacturer states that this amplifier can be connected to provide a dc input resistance of 1 million megohms. Such an amplifier will be suitable in the active filter as well as the follower

amplifier for the passive filter. The low drift, low noise, and wide bandwidth make this amplifier suitable for most of the operational

12000 - 65-335 APP F

amplifier applications in the receiver.

Following the filter network, including the isolating amplifier for the passing comparison operational amplifier (SP 456) arranged

for a maximum gain of 35.8 db. Summed at the input of this amplifier is

a variable de current which will serve as a VCO frequency control during

acquisition and upon loop testing.

A switch will be provided to ground the VCO input to permit setting

the VCO quiescent frequency.

Control care a company of the state of the


a sector and the sector se


ta na state and the state of th

SKETCH SHEET


ELECTRIC CORPORATION WESTINGHOUSE

65-335 APP.F





SKETCH SHEET



33

315 1997 - 1998

63-333

nep

WESTINGHOUSE ELECTRIC CORPORATION UC C ğ 0 0 ~ 0 100 0 --0 0 0 0 <u>ە</u>. 0254 40.25 4.025 261. .055 エン -45 . 928 328 918 42 18.2 (Len ALCCS Ch & 0125 1600 00.15 50 2110. 52.013 ۍ ر 0031 10.01 ر مر آ <u>۱</u>۰۰ 4 COMPACION 725 6.9 8 1254 ษม 17 17 17 0382 3 5: -100 100 100 6.04 Q<sup>¯</sup> \$0. \$ <u>ہ</u> PARAMETER 0.125 0.5 P. 1 525 500.2 0.075 0.031 0.03 ,001 V <u>l</u>c. Nj. 0.05 3.5. 28.2 1<u>0</u> 450 450 coust 9.4 رب رب 101 シ い サ 5 P27 3600 Seo 3600 3600 3600 5~~ 3600 3600 20 120 3600 120 120 B RAD/SEC 2.63 2.83 9430 0.943 s M . 3 0.943 ŝ 11.3 8.9 **0** ហ T T 2B 2PS 1000 20 හ 20  $\omega$ 5 m 5 m 7 ナ

34

31

]

SKETCH SHEET

VENT GUILT

INDLE S.C. CHERER

12

65-235 NPP.F

## 4.0 TRACKING LOOP MECHANIZATION.

## 4.1 DISTRIBUTION OF TRACKING LOOP GAIN

This section of the study deals with the correlation between tracking loop equations and the tracking loop hardware. Consider the open loop gain at threshold, Go, and above threshold, G. The above threshold open loop gain must be 180,000 to constrain the residual phase to one degree when the transmitter carrier is detuned 500 eps. The open loop gain above threshold is expressed by equation 24.

11 1. 65-335 APP

40

$$G^{(sec^{-1})} = 2\pi \left( K_m + m + K_m + m \right)$$
(24)

 $K_m$  is the phase detector sensitivity in <u>volts</u>, where the VCO sensitivity in <u>cycles</u>, Ka the D.C. amplifier gain in volts/volt and Kx the frequency wolt sec. multiplication factor in <u>cps</u>. The latter constant in this instance is 60 (Inc multiplied to 60 mc). Therefore, Km Kwco Ka =  $\frac{180,000}{60(2-)} = 478$ . The wideband phase demodulator developed for the data demodulation channel exhibits a linear voltage transfer of video output to signal input of 40

volts peak to peak. If 75% of the unit's peak capability is used, Km be-

comes <u>15 volts</u>. The remainder of the required gain is divided between radian the VCO and D. C. amplifier. A suitable value of Avco is 1.0 cycle volt sec. Thus Ka, the loop amplifier gain becomes 32.

65-335 APP.F

1

The loop gain contribution of the remaining loop components; namely, the Balanced Modulator, Crystal Filter, 10mo 13 amplifier and limiter and included in Km, the phase detector constant. Murther, price Mares (18 Km is diminished by the factor and a spin-survey of the loop gain factors Ka and Kyco are constant either above or at uncestable within the constraints of the linearity of the DC duple der and TOR. The earlighter constant, Km varies from 15 volts to 0.3 volta at theorems. radian radian Ideally  $F_1(s)$  contributes all the meaningful loop corrects. In a practical sense the loop D.C. amplifier will contaibute a buy conter at its 3DB amplitude response. However, this corner will occur at a frequency sufficiently far  $\Lambda^{\text{removed from the principal loop time constants}}$  be of little concern. Ecwever, the specification indicates that the loop noise bundwidth may extend

to 1000 cps (fo = 151 cps). The loop amplifier shall corner at least two decades above 150 cps. However, the CKC crystal filter is another exter.

This unit is inside the tracking loop and its amplitude and phase response must be considered in the loop mechanization. The crystal filter contributes a complex pole at 1000 cps.

1-5-335 APPT

4

Another subtle loop corner is contributed by the VCO. The VCO transfer function is usually expressed as Kvco/s. However, in reality the transfer function is Kyco , whereby  $\mathbb{W}_1$  is related to the crystal's loaded  $S(s/\mathbb{W}_1+1)$ Q and center frequency. A meaningful derivation of the value of  $W_{1}$  as a function of the crystal parameters and oscillator sustaining circuit does not exist. Experimental data indicates that an upper bound of W, is approximately 0.1 W for a crystal VCO with a relatively low loaded Q. The lower bound of W1 may extend to 800 rad/sec for a cigh Q crystal that is well decoupled from the oscillator sustaining circuit. The unloaded 5 of the tracking loop oscillator crystal will be approximately 3.10<sup>+6</sup>. The resulting value of W, will approach the lower bound. The additional pole will have little significance for loop noise bandwidths of 3, 12, 20 and 48 cps. However, for a loop noise bandwidth of 1000 cps both the crystal VCO pole and the crystal filter poles will alter the ideal loop transfer function (of course the 2KC BPF is easily replaced).

37

65-335 APPF

The amplitude and phase response of the tracking loop with 2  $B_{IO}$  = 1000 cps was computed. The loop was optimized at threshold with (limiter suppression) assumed as 0.1. The crystal filter and crystal VCO poles were included. The loop became unstable as  $\sim$  1.0.

4.2 Phase Detector

A high power phase detector was developed in these I. The object of this effort was to establish practical dynamic range lasts. I single ended phase detector was fabricated at 50 me as shown on fryuce bil. The principal design goals of the unit are listed as follows:

1. "The phase detector bandwidth shall be addividently wide such that the one sided oright contracted or determined only by the IF observation addid. The wideband IF 3DB bandwidth is specified as 6 mc with maximum variations of ± 0.5 within ± 1.5 mc of the center frequency. It follows that the phase detector's 3DB bandwidth must be 3 mc and the response must not vary more than ± 0.5DB from BC to 1.5 mc.

 The dynamic range shall be sufficient such that the transfer of video output vs signal drive level shall be linear to 50 volts.


65-335 BPP.F


The video frequency response achieved is shown in figure 4.2. Further, the linearity and dynamic range of the video output is indicated in figure 4.3.


The video bandwidth is determined by the video output impedance and the bandwidth of the signal driver and its input matching transformer. The bandwidth of the reference drive and associated matching transformer are of little consequence aside from phase stability considerations. The dynamic range is determined by the power capability of the drivers, matching transformers and diodes.

The video output impedance was lowered by replacing the usual video summing resistors with zener diodes. The signal driver bandwidth was achieved by a transmission line transformer and 2Ch3 vacuum tube driver. The capacitive input of the 2Ch3 is approximately 7 pf and its linear power capacity 10 watts. The low input capacity minimizes the matching transformer loading and the power capacity contributes to the linear dynamic range of the

- 39







unit.

As outlined earlier this unit was developed for the wideband demodulator. However, the same techniques are applicable to the tracking loop phase detector and the quadrature phase detector. The bandwidth requirements of these latter units is not stringent; therefore, the drivers will be power transistors. Further, the transmission line transformer will be replaced with a conventional transformer.

5- 65-335 APP. F


## 4.3 Loop Amplifier


The tracking loop D. C. amplifier contributes the loop amplifier constant, Ka. The loop amplifier constant was assigned the value  $32 \frac{\text{volts}}{\text{volt}}$ for the tracking loop discussed earlier. This particular value of Ka contributed to an open loop gain sufficient to constrain the do noise static phase error to 1 degree when the transmitter was detuned  $\pm$  500 eps from 50 mc. Several loop noise bandwidths are specified. The loop amplifier will be arranged such that the amplifier gain can be varied by substituting different feedback resistors. Other amplifier considerations include drift, bandwidth, overload recovery response and noise. The maximum specified loop noise bandwidth is 1000 cps and the corresponding loop information bandwidth, 150 cps. The D.C. amplifier 3DB bandwidth must be sufficient such that the influence of the amplifier corner is negligible. The amplifier bandwidth must be 150KC to force the amplifier corner 60DB below unity gain when fo is maximum. The amplifier closed loop bandwidth is a function of its closed loop gain. The amplifier must be capable of providing a closed loop voltage gain of 100 and closed loop bandwidth of 150KC simultaneously.

165-385 APPIF

j.

Amplifier drift will result in static phase error between the transmitter standard and VCO. The influence of drift is indicated in figure 4.4.





A typical value of  $V_{(DRIFT)}$  is 100 uv per day for an operational amplifier that is not chopper stablized. The maximum value of Km is 15 <u>volts</u>. The rad

resulting phase error attributed to drift becomes

$$\Theta_{0} = \frac{100 \times 10^{-6} \text{ volts}}{15 \frac{\text{volts}}{\text{rod}} \cdot \frac{1 \text{rod}}{57.3^{\circ}}} = 0.0382^{\circ}$$
(ho noise)

(27)

If  $2B_{LO}$  is 1.0 cps and the noise bandwidth of the crystal ratio is 2KC the limiter suppression  $\frac{\infty}{\infty} = \frac{.02}{.02}$ . The effective loop multiplier constant at threshold becomes  $\infty_0 \text{ Km} = 0.3 \frac{\text{volts}}{\text{rad}}$ . The resulting phase error for the threshold value of Km is 1.9 degrees for 100 uv of loop amplifier drift. This is not acceptable. Stabilized operational amplifiers exhibit a typical 1 uv drift per week compared to the 100 uv per day for the unstabilized units. The resulting phase error contributed by

the loop amplifier drift becomes .000382 degrees and .019 degrees as opposed to .0382 and 1.9 degrees. The loop amplifier shall be chopper stabilized.

5

1.335

51

The amplifier overload recovery is important during loop pull in. An amplifier voltage gain of 32 was referenced in the loop design. The maximum multiplier constant was 15 volts. During pull in the amplifier will saturate over a portion of the beat note cycle. Therefore, the task required to respond after over load is important. The map filter shall precede the amplifier to avoid noise overleasthy.

The loop amplifier noise contribution is attenuated by the phase astector constant Km in the same manner as the proceeded there bride. If the phase detector constant is maximum the noise contribution of the phase detector is paramount. However, near threshold the noise contribution of the loop amplifier becomes increasingly important as We is diminished. Unfortunately, the output noise power density of a transistor is inversely proportional to frequency from D.C. to low audio frequencies (1/f noise). As a result operational amplifiers have a relatively poor noise figure.

Formerly the chopper was a major noise source in stabilized units; however, recent introduction of the photo electric chopper has overcome this fault. A typical rms noise voltage from DC to 1KC is 10 uv. The noise power injected in the loop by the loop amplifier is dependent on the loop noise bandwidth. The amplifier noise contribution in a loop of  $2 B_{LO}$  of 1000 cycles will be approximately 6 uv. At minimum Km (0.3 volts) rad

the resultant VCO phase jitter becomes

 $\frac{1}{\sqrt{1-\frac{1}{2}}} = \frac{\sqrt{1-\frac{1}{2}}}{\sqrt{1-\frac{1}{2}}}$ 

In conclusion, the loop amplifier recovery time must be acceptable and the bandwidth must extend to 150KC at an open 1000 gain of 100. The closed loop gain must be readily adjustable. The amplifier must be transistorized, chopper stabilized and contribute no more than 10 µv RMS noise (DC to 1KC). Several commercially available amplifiers meet most of those specifications. The Hewlett Packard, Dymec Model DY-2460A is unacceptable because of bandwidth restrictions; however, the unit meets all the other specifications plus convenient variable closed loop gain and an approximate overload recovery

time of 100 usec. The Philbrick P-45 is unacceptable because of drift limitations. The stabilized version of the Philbrick P-45; namely, the SP-456 is advertised as having all the P-45 characteristics plus chopper stabilization. Therefore, this unit shall be the loop amplifier.

65.335 APP.F

## 4.4 Reference Oscillator

The reference oscillator specification is quoted as follows: "The P.M. receiver reference oscillator shall have a fixed frequency output of exactly lowd. Its frequency and phase stability shall be consistent with the stability requirements of par. 3.5.1.1.1 and 3.5.1.2.4. The oscillator shall be tunable plus or minus 500 cps<sup>4</sup>.

The referenced paragraphs specify the reference coellister long term stability as 1 part in  $10^{+7}$  in 1 similar integration reserval and 3 parts in  $10^{+7}$  measured over a four neur integration time. The short term stability requirements are specified by par. 3.5.1.1.2 as follows: "The phase stability of the unmodulated transmitter/receiver pair shall be such as to cause no more than three degrees peak error in a noise free phasecoherent receiver with 2P of 1.0 cps". The long term stability require-LO

53

ments refer to each oscillator; namely, the transmitter oscillator and the receiver reference oscillator. The short term stability requirements refer to the combined short term stabilities of the transmitter standard the tracking loop VCO and the reference oscillator.

The long term stability requirements are not particularly difficult to meet. The short term requirements are state of the art. The short term stability of a precision standard is degraded as the crystal is pulled off frequency. The specification indicates that the reference oscillator must be variable  $\pm$  500 cycles from lOme. A precision crystal can be tuned about  $\pm$  50 cycles per megacycle. The required tuning range of the reference oscillator is maximum. The specification did not state whether the short term stability spec applies at the center frequency of transmitter/receiver oscillators or at maximum detuning. We assume the former.

The short term stability  $\begin{pmatrix} A \\ f \end{pmatrix}$  of precision oscillators is specified and measured relative to an averaging time. The averaging time may extend from a few microseconds to several seconds. The averaging time to be considered is related to the tracking loop error e(s) as a function of the noise bandwidth. A plot of 1-H(s) for a tracking loop of  $2B_{IO}$  = 1.0 cps indicates the changes in the Reference Oscillator, Transmitter

. 49

Standard and VCO that the loop can correct. The remaining time jitter of any of the three oscillators will contribute to the loop phase error. Figure 4.5 indicates that the tracking loop performs virtually no correction on oscillator jitter that occurs above 1 rad/sec. The loop error decreases at 12 DB/octave from approximately 1 rad./sec to D.C. Therefore, the short term instabilities referenced to averaging intervals of 10 seconds and byyond are important.

· 65-335 AF. F


55

There are two principal sources of crystal cacillator phase noise or short term instability; namely, the crystal and the sustaining circuit. The equivalent circuit of a quartz crystal is either a series resonant circuit or parallel resonant circuit depending on the crystal load. For either case, the circuit resistance can be represented by a series resistance which constitutes the crystal's equivalent noise resistance. The short term instability attributed to the resultant noise is expressed by equation bg.

$$\frac{\Delta f}{f} = \frac{2\pi E N}{\tau f_0 E_s}$$
(28)

E<sub>M</sub> = Noise volta<sub>c</sub>e

: = Signal voltage developed across the crystal terminals



0 ٥ 3 V O 707 ١ı M 0.94

U

U

A 99. F

65-335

· •

- = Uscillator frequency

1

= Averaging time

$$P_{\text{NOISE}} = \frac{E_{\lambda_{1}}}{C_{L_{3}}} = 4 \text{ KTB}$$

$$\frac{\Delta f}{f} = \frac{2\pi}{\tau f_{o}} \sqrt{\frac{4\kappa \tau B}{P}}$$

$$B = \frac{1}{\varphi} f_{s}$$

$$\frac{\Delta f}{f_{s}} = \frac{2\pi}{\tau} \sqrt{\frac{4\kappa\tau}{PQf_{s}}}$$

P signal = Signal power dissipated in crystal equivalent series resistance

- B = crystal bandwidth
- K = Boltzman's constant
- T = absolute temperature

Req = crystal equivalent series resistance

Q = crystal storage factor

51

65-335 MILE

29)

30)

31)

(22)

33

134;

From equation  $\mathbf{k}^{\prime}$ , the short term instability is inversely proportional to the averaging time. Further, a short term stable oscillator must have a large Q and signal drive power. However, higher frequency crystals have a lower Q, therefore the product of  $f_0$  Q is more meaningful. Consider a crystal (Bliley BG93A) with the following characteristics:

65-335 APP.F

58

$$Q = (3) 10^{+6}$$
  
 $f_o = (1) 10^{+6}$   
 $P = (10) 10^{-6}$ 

as established by the crystal.

 $T = 350^{\circ} K$  oven temperature

Figure 4.6 indicates a plot of 
$$\Delta \neq f$$
 as a function or the averaging time,  
 $\tau$ . This is the theoretical limit of short term stability of the oscillator

 $\frac{44}{7} = \frac{277}{7} \frac{4 \cdot 1.38 \cdot 10^{-23} \cdot 10^{-13}}{100} = \frac{100}{100} \times 10^{-13}$ 

The sustaining circuit will degrade the theoretical performance of the crystal. The major sources of sustaining circuit noise are listed as

15 18 B 10-4 10 4 10 t(suc) -> FIGURE 4.6 44 € € 54

83

R

65-335 APF.F

66-335 APP.F

follows:

(1) 1/f noise of the transistors (2) power supply ripple (3) stray magnetic fields (4) vibration (5) loading effects (6) temperature regulation of the crystal and associated oscillator circuitry. The latter fault is not usually a problem in dealing with short term stability (long term stability is another matter); however, as outlined earlier an averaging time beyond 10 seconds is maximigful for 2 B<sub>10</sub> of 1.0 cps. Therefore, temperature variations over a 10 second period within the proportionally temperature controlled oven are important.



$$E_{\perp} = I Z_{\perp} + (I + I_{E}) Z_{\perp}$$

provided  $\exists << 1$  transistor input impedance. The transistor emitterbase voltage is  $I \equiv 1$ , the base current I = 1, the emitter current

becomes:

$$I_E = \frac{\beta I Z_1}{r_b}$$
(41)

(1-305) 计图法

4-

Substituting equation (55) in (54)

$$E_{1} = IZ_{1} + IZ_{2} + \left(\frac{2IZ_{1}}{r_{0}}\right)Z_{2}$$
 (42)

The input impedance becomes:

$$Z_{1N} = \frac{E_1}{I} = Z_1 + Z_2 + \frac{x}{r_6} Z_1 Z_2$$
 (43)  
(43)

If and are capacitors, equation (58) becomes:


$$z_{1n_1} = -i \lambda_{e_1} - -i \lambda_{e_2} - \frac{i 2}{\lambda_{e_1}} \left( - -i \lambda_{e_2} - -i \lambda_{e_1} - -i \lambda_{e_1} \right)$$
 (44)

$$Z_{1N} = -7 X_{c_1} - 7 X_{c_2} - \frac{2}{r_5} X_{c_1} X_{c_2}$$
 (45)

Typical circuit values are:  $\beta = 50$ ,  $\beta = -710$ , (45) $X_{c2} = 7100$ . The latter term of equation (62) represents the negative re-

sistance generated by the sustaining circuit. A crystal (in this case

almost series resonant) connected across the input torminals of the sus-



taining circuit is indicated in the equivalent circuit of figure 4.8.

Figure 4.8. Equivalent Circuit of Crystal and Sustaining Circuit

If the negative resistance of the sustaining encode is greater than the series resistance of the crystal, the circuit is oscillatory at the crystal's resonant frequency modified by  $X_{cl}$  and  $X_{c2}$ . An inductance whose susceptance cancels the susceptance of  $X_{cl}$  and  $X_{c2}$  is connected in series with the crystal to cancel the detuning of  $X_{cl}$  and  $X_{c2}$ .

The sustaining circuit of a precision oscillator is gain controlled such that the forward gain is linear over the complete cycle of the sinusoid.

i je

65-335 ARP F

V?

This is essential as changes in the active devices of the sustaining circuit are never completely decoupled from the crystal ( figure 4.7). Further, the loop gain control accurately establishes the crystal drive power. A simplified diagram of this system is shown in figure 4.9.




Figure 4.9. Simplified Diagram of Oscillator and AGC System

The system is organized such that a portion of the RF output is rectified, filtered and compared against a reference. The resulting D.C. error controls the crystal drive level by modifying the bias point of the sustaining circuit. Unfortunately, transistor input, output admittances are a function of bias (base current). Further the oscillator stability is slightly modified by changes in the sustaining circuit admittances. The system is improved if the AGC system changes the AC loop gain without changing transistor bias levels. A simplified schematic

65-325 A89 F




Figure 4.10. Simplified Reference Uscillator

This arrangement is essentially the same as outlined in figure (4.5) 4.7 and described in equations (54) through (50). The following modifications are noted: (1) three emitter followers provide increased forward gain (  $\beta_1\beta_2$  ) and high input impedance (2) The crystal is operated slightly off series resonance and its econoclent circuit is a large inductance in series with a small resistor. A thermistor (R) regulates the AC loop gain and crystal drive without modifying transistor bias levels. Low noise high frequency transistors minimize sustaining circuit noise. The emitter followers are inherently gain stabilized and resistant to power supply ripple.

The voltage developed across the crystal (ES) is relatively large, (28)  $\Delta \tau$ 2 volts p to p. As shown by equation (Hg)  $\tau$  is inversely proportional

to  $E_{S}$ . Further, the crystal heating is acceptable as the principal part of  $E_{S}$  is developed across Leq, figure 4.10.

73. 65-335 EPP.F

The sustaining circuit provides low output impedance; however, three additional output buffers are provided to further isolate the load from the oscillator. The crystal and sustaining circuit are packaged in a proportionally temperature controlled oven whose temperature is regulated at the crystals turning point. The crystal and sustaining circuit shall be shock mounted and double shielded.

The reference oscillator frequency is specified as 10mc. However, the crystal selected shall be a fundamental, 1mc unit with the 35 35 35characteristics indicated by equations (bg) thru (59).

The final 10mc shall be achieved by frequency multiplication of the lmc oscillator frequency to 10mc. This arrangement is preferred to generating the reference 10mc frequency directly at 10mc with an overtone crystal for the following reason. The specification demands  $\pm$  500 cps detuning. An overtone crystal is difficult to pull this percentage frequency and maintain the required short term stability.

The lmc Transmitter Frequency Standard designed during Phase I included the previously mentioned considerations. The same techniques will be applied to the Receiver Reference Oscillator and VCO.

THE RESIDENCE PREF

0,01

A detailed schematic of the lmc reference oscillator is indicated in figure 4.11. A comparison of the measured short term subblity and theoretical limit is indicated by figure 4.12.

The short term stability of the oscillator for oversoing times less than 1.0 sec. is acceptable. The divergence of experimental and theoretical data at longer averaging times is unacceptable. The data indicates that the sustaining circuit meets the various requirements outlined earlier. However, the short term instability contributed by the oven circuitry and oven packaging is unacceptable. Corrective measures include: 1. an improved oven servo reference (internal 1KC oscillator instead of 60 cycle line voltage) 2. Improved packaging whereby both the crystal and sustaining circuit are mounted in the oven.


The details of the measurement test procedure used to measure the experimental data indicated in figure 4.12 is included in the Test Plan and Test Instrumentation Report, Appendix K.

10-10-33.5 APP.F

The previous discussion outlined the necessary characteristics of a short term stable oscillator. The various means of achieving these characteristics were listed. However, the most difficult portion of the short term stability specification does not mention short term stability directly but rather specifies allowable phase noise in the tracking loop.

The long term stability specification is not particularly stringent (5 parts in  $10^{+7}$  per four hour period.) The long term stability of the oscillator discussed was compared to a standard that in turn is calibrated to the ground wave of MAV. The long term stability test set is outlined in figure 4.13. The long term stability of the test oscillator was recorded as 3 parts in  $10^{+8}$  over a 19 hour period.


The following exceptions are taken to JPL spec. GPG-15062-DSW par. 3.5.1.12: "The phase stability of the unmodulated transmitter/receiver pair shall be such as to cause no more than a three (3) degree peak phase error




65-335 AFP. A

The way

63/64





in a noise-free phase coherent receiver with a 2 BL of 1.0 cps". Mestinghouse requests that the specification be changed to the following: "The phase stability of the unmodulated transmitter/receiver pair shall be such as to cause no more than a one (1) degree RID phase error in a noise-free phase coherent receiver with 2 Byrn of 3.0 cps." The specification change is requested for the following reasons (1) 2.2 poise reltage is a more meaningful measurement (2) As outlined parlier, the short term stability is referenced to an averaging time that is inversely proportional to the tracking loop noise bandwidth. The oven regulation is the principal contributor to instabilities at the longer averaging time. We are not confident that the oven regulation can be built to meet the requirements of 2 BL = 1.0 cps. Measurements indicate that the improvements discussed earlier will enable the reference oscillator to meet the instabilities dictated by a loop noise bandwidth of 3.0 cps.

1,5-335 APP.

4.5 Frequency Multipliers

The reference oscillator shall be imc for the reasons outlined in section 3.14. Two steps of frequency multiplication x5 and x2 shall be

used to achieve the lOmc reference frequency. The power gain of each multiplier is approximately unity. The parameters of interest include short term stability and hormonic rejection.

65335

A simplified block diagram of the basic frequency multiplifier is shown in figure 4.14.



## Figure 4.14. Frequency Multiplier

The short term instability (phase noise) of the frequency multipliers contributes to the short term instability of the lOmc reference source. The multiplier characteristics included in the design that contribute to excellent short term stability include; (1) overdriven class A amplifier harmonic generator (2) class A voltage amplifier and buffer (3) magnetically shielded cup core transformers. The latter precaution provides protection against stray magnetic fields that may thread the windings of an open transformer and induce incidental angle modulation.

The harmonic suppression referenced to the output frequency is achieved by interstage and output filtering. The first two interstage filters are transitionally coupled two pole networks designed to reject the closest harmonic 40DB. Each transistor is coupled to its interstage such that the transistor input output susceptance is observed as a portion of the filter reactance. The transistor input output conductance is transformed 1.4, transistor to filter, to minimize filter loading. The resultant harmonic rejection with respect to the output of the 1-5mc subsplier is indicated in figure 4.15.

Frequency (mc)

1

2

3

4

5

6

#### Referred to Suc

DD

-20

-80

-81

-90

0

-90

-335 AFP F

μ





Figure 4.15. Spurious Levels 1-5mc Frequency Multiplier

A detailed schematic of the 1-5mc multiplier is shown in figure 4.15. The multiplier is shielded and packaged as a replaceable module. The unit was developed during Phase I.

The phase noise contributed by two multiplier chains (fabricated as described) yielded 0.70RMS degrees of phase noise in a simulated 2  $B_{ID}$ of 3.0 cps. The test set for this measurement is indicated in figure 4.17.



follow + 500 cps transmitter actuning. However, par. 3.5.1.3.7 states that the loop gain must remain within + 3% over the same transmitter detuning range. Clearly the characteristic of figure 4.18 is not linear to within + 3%. There are two alternatives. First, a diode function generator between the loop amplifier and VCO will approximate, by straight line segments, an overall linear transfer of VCO frequency to control voltage. The final accuracy of the transfer is dependent on the number of segments. This system is a common technique used on analog computers to synthesize log, square root, square, etc. functions. This system will yield a typical full scale (+ 10 volts) accuracy of  $\pm 1\%$ . This system is expensive and complicated as the diode function generator is usually arranged to shape the input impedance of an operational amplifier as a function of the input voltage.

65-335 APP. --


An alternate approach is available as a recult of recent voltage variable capacitumes development. The HPA division of Hewlett Packard has developed the 100 divide which exhibits a linear transfer of capacitance vs control voltage over a restricted dynamic range. It follows that the L/C ratio of a crystal oscillator is so large that a linear change in G as a

SKETCH SHEET WESTINGHOUSE FORM 2444D

WESTINGHOUSE ELECTRIC CORPORATION

2.335 MOF

-



SKETUM SHEET WEBTINGHOUSE FORM 2444D

WESTINGHOUSE + CORPORATION

65-235 APPTE

VARICAP YOLTAGE       FREQUENCY         1.G       979,946.2         2.0       999,961.9         3.5       979,974.0         4.0       949,983.8         5.0       999,972.2         6.0       949,999.4         7.0       1,000,005.3         8.0       1,000,011.0         10.0       1,000,028.6         12.0       1,000,039.6         30.0       1,000,071.6	AD1 TIVE	VCO
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	VARICAP VOLTAGE	FREQUENCY
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1.0	999,946.2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2.0	999,961.9
5.0	3.0	-
5.0	4.0	999,983.8
7.0   1,000,005.3   1,000,011.0   1,000,020.6   1,000,020.6   120   1,000,028.6   15.0   1,000,039.6   1,000,0000   1,000,0000  1,0000  1,0000  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1,00  1	5.0	
8.0 1,000,011.0 10.0 120 15.0 1,000,028.6 1,000,039.6	6.0	999,999.4
8.0 1,000,011.0 1,000,020.6 120 1,000,028.6 15.0 1,000,039.6	7.0	1,000,005.3
120 15.0 15.0 1,000,028.6	0.8	
15.0 1,000,039.6	10.0	1,000,020.6
1,000,001.0	120	1,000,028.6
30.0 1,000,071.6	15.0	1,000,039.6
•	30.0	1,000,071.6
•	· •	
·		
	t	

function of control voltage will yield an approximately linear change in frequency. The latter approach is obviously more desirable; however, to date no data exists to support enthusiasm.

65-335 M.C.1

### 4.7 First IF Amp and Crystal Filter

The gain and small signal linear power capability of the tracking loop first IF amplifier are listed by the figure 2.3 level diagram as +3LDE and OBEM, respectively. The specified 3DB bandwidth is 2KC. The phase response must be symmetrical within  $\pm 3^{\circ}$  for frequencies  $\pm 6$ KC of center frequency. Further, the bandwidth must be changeable by plug-in module. A later addition to the spec. indicates the following: "The wideband and narrowband IF amplifiers must track in phase  $\pm 2^{\circ}$  over all operating conditions including noise biasing".

The basic IF amplifier building block will be a broadband feedback pair or doublet. This unit utilizes both source/load impedance control and feedback to achieve stable power gain. Figure 4.20 indicates the basic stage configuration




Figure 2.20. Feedback Pair

The principal parameters of interest include:

 3DB Bandwidth, 1KC\_80Mc 2. Gain Stability, 1 DB over a temperature range of -55°C to +100°C 3. Power gain per stage 10 to
 25DB per stage depending on feedback 4. Linear Small Signal power capability ODBM 5. Noise Figure 8DB

The first IF amplitude and phase response specified will be established by a crystal filter using two cascaded two crystal semi-lattices. The narrow bandwidth will yield arithmetic symmetry well past the  $\pm$  6KC points. The insertion loss will be 2-4DB.

The combination of three cascaded feedback pairs and crystal filter.

in our opinion, will yield an IF amplifier that is both gain and phase stable and resistant to incidental angle modulation as a function of power supply ripple. However, the phase characteristic of the narrow band IF and the wideband IF are established by their respective input filters. The 3DB bandwidths are 2KC and 6MC. The relative phase responses will not meet the specified phase tracking specification either in the presence of noise or otherwise, however, the resultant phase error can be nulled with the reference frequency phase shifter.

#### 4.8 Limiter

The gain, dynamic range, limit level and linear power capability of the tracking loop limiter is listed in the figure 2.3 level diagram as 42DB, 36DB ODEM and ODEM respectively.

Two basic tunnel diode limiters have been developed by Westinghouse that are applicable. The simplified schematics and corresponding characteristics are shown in figures 4.21 and 4.22.





Figure 4.22. Tunnel Diode Limiter CKT 2

If the limiter figure 4.21 is preceded by the limiter figure 4.22 the overall characteristics of figure 4.23 results.



# Figure 4.23 Cascaded Tunnel Diode Limiter

Cascading additional stages of CKT2 simply adds 18DB of dynamic range and 7DB of gain per stage. Therefore, a limiter chain consisting of five stages of CKT2 terminated by one stage of CKT1 will yield 42DB of gain and 96DB of dynamic range. An eight stage tunnel diode wideband limiter was built using this technique. The characteristics are listed as follows:

l. Gain	60DB
2. Input Dynamic Range	60DB
3. Limit Level	200 MAJ (+ 0.25% variation over 60DB input range)
4. Frequency Tested	Up to 100MC
5. Bandwidth	30MC
6. Power Dissipation	1/4 watt

A comparable limiter patherned after the work of Ruthroff was

(1)

fabricated.

A typical amplifier limiter stage is shown in figure 4.24. Four stages were cascaded and the following characteristics achieved.

1. Gain ÓODB

2. Input Lynamic Range 60DB min

3. Limit Level 200 Nord (negligible variation with CODE input change)


4. Frequency Tested up to 10010

5. Band idth 2010

6. Power Dissipation 3 watts

The comparative phase shift of both limiters was measured at 30MD over 50DB change of input. The tunnel diode limiter exhibited 17 degrees of phase shift while the conventional limiter phase shifted the 30MD signal 35 degrees over the same dynamic range of input. A comparable test for shift in limit level as a function of temperature variation was conducted.

<sup>(1) &</sup>quot;Amplitude Modulation Suppression in FM Systems" by C. I. Ruthroff, The Bell System Technical Journal, July 1958.





The tunnel diode limiter limit loosel shifted 5.45 from 200 recover a temperature range of -30°C to +70°C. The conventional limiter limit level shifted 20% from 200 per over the same temperature level. The tunnel diode limiter is less temperature sensitive and yields less phase shift as a function of drive level; however, the limit level variation as a function of drive level is inferior to the conventional limiter. The tunnel diode limiter approach will be applied to the EF Test

Console.

### L.C.1 Second IF Amplifier


The required gain and linear power capability of the Second IF Amplifier are listed on rows 1 and 10 of figure 2.3 as 20DBM and 23DBM, respectively. The required power capability is beyond the capacity of the medium power "Feedback Pair". The power amplifier developed by Mestinghouse shown in figure h.25 exhibits most of the required characteristics. This unit is not directly applicable but at least provides a basis for refinement. The amplifier parameter of interest includes:

1100

**1)** Gain

### 2) Large Signal Linearity

3LE compression of 0.25VRMS Input at f, when 10VR/S input



84

8%

at  $f_2$  applied.  $f_1$  and  $f_2$ 

constrained to the band 2-3210

335 A

3) 3DB Bandvidth . 2-32 10

4) Small Simpl Cutput Power Capability 2 watts

5) Compression at 2 watt output Unknown

6) Phase Response and Phase Linearity Unknown

7) Internedulation products of two 70DB 0.25 VRMID inputs

8) Noise Figure 8DB

The phase and amplitude response and stability, at least over the band 10 MC  $\pm$  100 KC plus the compression at the 2 watt output level must be more thoroughly investigated. This data is essential before a meaningful decision regarding the application of this amplifier to the tracking loop second IF can be made.

4.9 Mixer

The mixer specification is repeated as follows: "The PM Receiver balanced modulators shall be functionally equivalent to ideal voltage rultipliers in the time domain or translators in the frequency domain such that all spurious and feedthru products are 60 DB below the desired output".

The mixer can be analyzed as a non-linear device whose non-linearity characteristic is represented by either a power series or a piecewise

linear characteristic.

Consider the power series representation. The non-linear characteristic is represented by retaining four terms of a power series.

(46)

 $e_{0} = a_{1}e_{1} + a_{2}e_{1}^{2} + a_{3}e_{1}^{3} + a_{4}e_{1}^{4} + \cdots$ 

The mixer inputs are considered as follows:

 $C + S + T = C_0 \cos \alpha + S_0 \cos s + T_0 \cos t$  (47) The angles c, s and t are considered a measure of frequency with time omitted for convenience. C represents the mixer local oscillator while S and T represent two frequencies within the information spectrum. When this input function is substituted into four terms of the power series the following results.

 $V = a_0 + a_1(c+s+T) + a_2(c+s+T)^2$ (48)  $+G_{2}(C+S+T)^{3}+\cdots$ 

The terms of the power series have been expanded and the resulting frequencies and coefficients tabulated in table 4.1. The table indicates that the coefficients of the sideband pair c + s and c - s are:

1.6.

150)

151

Q.

For a mixer followed by a filter tuned to either (c + s) and (c + t) or (c - s) and (c - t) where s and t are sideband tones very close together, nearly all the distortion products will be rejected by the filter. However, there are some combinations of  $c \pm 2 s \pm t$  and  $c \pm 2t \pm s$  which fall within the filter passband and appear as distortion of the desired signal. The

coefficients of these frequency components are:

304 C, 23 T.

and

2 94 60 72 50

The latter terms constitute the spurious and feedthrough referenced in the specification. The principal point indicated by this exercise is that the magnitude of the spurious components that fall within the passband are a

function of the square of the magnitude of the original mixer input spectrum. The magnitude of the desired mixer sideband output (c + s), (c - s) or (c + t), (c - s) is a function of the magnitude of the mixer input spectrum raised to the first power. Therefore, if the mixer input spectrum level is diminished, the desired output sideband level decreases as a direct function of the input level, where as the inband distortion decreases as the square of the input level. Therefore, the following conclusions are evident. If a mixer can be built with a non-linear characteristic that is accurately described by the first two terms of a power series, the resulting spectrum will contain no inband distortion terms. Further, if additional power series terms are present the inband distortion terms are reduced more rapidly than the desired sidebands by simply reducing the mixer signal drive. The PM receiver mixer drive level is listed as -64 DBM in column 10 of figure 2.3.

65-335 APP

The piecewise linear mixer is considered in the following discussion. A typical balanced mixer (suggested by the specification) is shown in figure 4.26.

# SKETCH SHEET SK SG SJ / S S S S S APP F OUSE ELECTRIC CORP. ATIO

FREQUENCY COLLICIENT 304 (.0 50 204 C. 5. 304 , Tain r + 5' az Colon 3 a 4 Co To 30 4 Co To 30 4 Ginto az Coto 1. - t 324 50 To 324 50 To 324 50 CoT Att A2 SoTo 1. - t 1. - 1. - 1: , C -, U + + 30, 200 SnTn r + v. - + 2 C. + J. p. t 3236000 20-12 21411 4 20-+ 30. C. To 2.0.4 1 3035,2C. 2 N .- K. 2 A. + C. 1 1 t: - 1. 343700 C. L. I.C. 4. 1. t. - 11 3037030 にももと 21.+2, 11 394 CC Sr 2R-2.01 30452 1 2A+21 シューンた 3 ay To Ch 21+20 20-2t 1 There E 4.1.

SKEICH SHEET

HAR 9 65-33 WEBTINGHOUSE ELECTRIC CORP TATION

·K-260571-3

FREQUENC	r	Col	EFFIC	IENT			•
2.C - 0 + 2.p. + A. + +	1 contrologi	0					
2,C-A+1 2,C+A-x							-
2, p p t. 2, a + p. + t. 2, a + p t.							
2,2-C+t				•			
2 t - C - S 2 t + C + D 2 t - C + S					·	nadan kasilik kakalkan di se	
2.t+.C-,s.							
3C + 2 3C - 2	2 Co <sup>3</sup> 50						
3 C.+ t: 3 C,t	$\frac{a_4 C_o^3 T_o}{2}$						-
3,A+,C 3,A-,C	$\frac{a_4  s_o^3 c_o}{2}$						
3, s + t 3, s - t	2						
strc st-c	$\frac{a_{4} T_{o}^{3} C_{o}}{2}$						
t+,2 t-,2	a + To350 2						
	Town	E IL.I					

90

SKETCH SHEET SK - 560520-1


- C. S. C. A. A.

WESTINGHOUSE ELECTRIC CORP. ATION

1.

- 49

FERENCY		COETICIEN	IT	
<i>(</i> .	a., C.	301:0	313 Co 522	$\frac{3a_{\pi}C_{c}T_{c}^{2}}{2}$
Д,	a, 50	34.55	$\frac{3a_3S_0C_0^2}{2}$	3 13 50 702
t	a, To	323 To3 4	303 To 52 2	3 a3 To Co
2.1.	<i>a</i> <sub>2</sub> C <sup>2</sup> <sub>2</sub>	14 C.H 2	$\frac{3a_4 C_o^2 5_o^2}{2}$	314 Co2To2
2,2	az 5,2 2	<u>ay 5.</u> 2	2	3 a 4 5° T 12
2 t	$\frac{a_2 T_o^2}{2}$	$\frac{a_{4} T_{0}^{4}}{2}$	$\frac{3a_{4}T_{0}^{2}S_{0}^{2}}{2}$	$\frac{3a_{4}T_{o}^{2}C_{o}^{2}}{2}$
3 C .	$\frac{a_3 c_o^3}{4}$			
3,2	a.3 5.3 4			1
3.t	$\frac{a_3 T_o^3}{4}$			¢.
4 1.	<u>a4 Co<sup>4</sup></u> 8			
4 20	<u>a45,4</u> B			
4 t	$\frac{\overline{B}}{\overline{A_{A}} T_{0}^{4}}$			
****	·	<u> </u>		



The carrier is much larger than the input signal plus noise. The carrier sinusoid is converted to a square wave at the carrier frequency by the mixer diodes. The cutput spectrum is the input spectrum multiplied by the Fourier Series representation of the periodic carrier. It is useful to consider a modulation function,  $\phi(\tau)$ , which multiplies the input spectrum to yield the output. The modulation function is the reciprocal of the insertion loss of the modulator rogarded as a time function since the loss varies as the instantaneous value of the carrier. Ideally, the modulation function is a symmetrical square wave which is represented by the Fourier Series

 $\frac{4 \Phi_m}{TT} \sum_{n=1}^{\infty} \frac{\sin n w_e t}{n}$ 

where n is odd and  $\beta$  m is the maximum height of  $\beta(t)$  and w<sub>c</sub> is the carrier frequency. The harmonic components of the series multiplied times the signal

spectrum yield the relative amplitudes of the modulated signal as  $nfc \pm f$ where fc is the carrier frequency and f the signal frequency. Ideally the resulting spectrum is indicated in the simplified spectrum shown in figure 4.27.




Figure 4.27. Translated Information Spectrum

The local oscillator and original input spectrum do not appear at the output. However, rejection of the local oscillator and signal spectrum is dependent on transformer balance and diode match. A practical limit of transformer balance is 40 DB (1%) as applied to the 50 mc circuitry of the input mixer. Diode balance has been improved with the introduction of the hot carrier diodec. However, a practical limit of narrow band carrier rejection by balance is approximately -30 DB. A practical limit on the broadband input signal spectrum rejection relative to the desired sideband output is approximately -20 DB. However, neither the carrier nor signal leak is particularly

93


objectionable as they fall outside the passband of the desired sideband. The products that combine and fall within the desired passband (as outlined in the power series case) are the components referenced in the specification. These components are a function of the signal drive level (as outlined in the case of the power series representation) and the mixer design. The Phase I limited experimental effort and past experience indicates that the spurious and feedthrough products within the information passband are limited to -50 DB with respect to the sideband of interest.

# 65.385 HYP.F

## 5.0 AGC Loop Design

The AGC specifications include the following: "The AGC loop gain shall be greater than 20 over its entire operating range such that the variation in the coherent receiver output, measured in the narrowband IF output shall not vary more than  $\pm$  .3 DB for an input signal level variation of  $\pm$  0 DE about its design center". "The AGC loop filter shall be a passive single-pole RC low pass filter". "The AGC loop shall have four (4) standard loop noise bandwidths of .01, 0.1, 1.0 and 10 cps". The filter components shall be changeable and adhere to the component tolerances of par. 3.5.13.8C.

Initially the specified noise bandwidt! and AGC loop gain is expressed as filter component values. A simplified AGC block diagram and derivation follow:



## Figure 5.1 Simplified AGC Block Diagram

-95

G is the dimensionless product of  $K_{D} K_{A} G_{1} (K_{D} = \text{Receiver IF Gain } \frac{db}{\text{volt}}$ ,  $K_{A} = \text{coherent amplitude detector gain, } \frac{\text{Volts}}{db}, G_{1} = \text{loop amplifier Gain,}$ 


Volts). A piecewise linear system is assumed. volt

 $F(5) = \frac{1}{\mathcal{T}S + 1}$  specified

$$|-|_{o}(s) = GF(s) = \frac{G}{1+Ts}$$

$$H(-) = \frac{R(s)}{C(s)} = \frac{H_0(s)}{1 + H_0(s)} = \frac{G_{1+Ts}}{1 + G_{1+Ts}}$$

$$2B_{L} = \frac{1}{2\pi j} \int \left| H(s) \right|^{2} ds \qquad (5)$$



$$T_{n} = \frac{1}{2T_{j}} \int_{-j\infty}^{j\infty} \frac{g_{n}(s)}{h_{n}(s)} ds$$

(from standard tables)

65- 235 AM F

(53)

5-1

55) -

581

65- 335 HEP. F  $\frac{1}{2\pi} - j\omega = \frac{1}{5} \frac{1}{(1+6) + j\tau w} \frac{1}{(1+6) - j\tau w} \frac{1}{\omega} \frac{1}{\omega}$  $g_n(jw) = E_0(jw)^{2n-2} + L_1(jw)^{2n-2}$  $h_n(j\omega) = a_0(j\omega)^2 + a_1(j\omega)^{n-1} + a_n$ (61)  $= (1+G) + \gamma(jw)$ (5=) n = 1  $b_0 = 6^2$   $a_0 = T$   $a_1 = 1 + 6$ (63)  $b_1, b_2, \dots, b_n = G_2, G_3, \dots, G_n = 0$ (64)  $2E_{L} = \frac{b_{0}}{2c_{0}a_{1}} = \frac{G^{2}}{2\tau(1+G)}$ T = G D(DRi) for G>>1 (35)

### 5.1 Distribution of Loop Gain

The open loop gain G is specified as follows: "The narrowband IF output shall not vary more than  $\pm 0.3\text{DB}$  as the input traverses  $\pm 6\text{DB}$ change. Further the AGC loop gain shall be greater than 20 over its entire operating range". The Input Amplifier attenuation constant ( $K_D \frac{db}{Volt}$ ) and the coherent amplitude detector constant ( $K_A \frac{Volts}{DE}$ ) characteristics must be accurately known before an accurate design can be made. The following indicates the procedure with  $K_D$  and  $K_a$  assumed.  $K_D$  is assumed to be 12 DE/volt based upon the experimental performance of a single diode attenuator, interstage (one attenuator yielded 4DE/volt).

65-335 APP.P

102

As indicated by line 6 column 18 of figure 2.3, the AGC amplifier noise input is -7.76 DBM when the carrier tracking loop is at threshold (S/N -28.4DB in predetection bandwidth). The AGC amplifier gain is 27.76DE; therefore, the quadrature phase detector noise power input is +20DBM and the signal power -8.24 DBM. Therefore, the AGC loop will regulate the quadrature phase detector signal input power at a nominal level of -8.24 DB. The estimated peak 2 curve of the quadrature phase detector at the -3.24DE

drive level is 250 mv. Further,  $K_a \frac{\text{volts}}{\text{DB}}$  at the same drive level is estimated as .03  $\frac{\text{volts}}{\text{DB}}$ . If the total dynamic range of the diode attenuator control voltage extends from -2 to -7 volts to produce minimum to maximum attenuation, the AGC loop DC amplifier gain is tentatively established as

165-335 APP. P

03

outlined in the following table.

1.	Range of Input Signal Level (DBM)	-54 to -84
2.	Output Variation over Input Signal	-8.24 to -9.74
	Level Range (DBM) (0.3DB regulation	
	for GDB change of input)	
3.	AGC Quadrature S curve (v peak)	-0.250 to -0.205
4.	AGC Voltage Range Receiver Control	-7 to -2
	Voltage	

Table. 5.1 AGC System Dynamic V ltage Ranges

The required loop amplifier gain  $(G_1)$  is simply line 4 divided by line 3 or 110. The numerical loop gain (for the previously mentioned

G = KA VIII · Ko db · G VIIIS


 $= 12 \frac{db}{\sqrt{3}} \cdot 0.72 \frac{\sqrt{3}}{\sqrt{3}} \cdot 10$ 

assumptions) becomes

1

The loop filter time constants are listed in table  $\clubsuit$ . The AGC loop is non-linear and the loop gain of 40 is maximum. The loop gain is a function of the signal strength (the loop gain is zero when the received signal power is zero). The gain controlled amplifier attenuation constant  $K_D$  is the principal non-linear element in the loop. The specification states that the minimum loop gain must be at least 20 at minimum signal strength. Therefore, the allowed variation of  $K_D$  from maximum to minimum signal strength is two.

If this variation cannot be maintained, the loop gain at maximum signal strength must exceed 40 such that the minimum loop gain is 20. The quadrature phase detector scale factor,  $K_a$ , is also non-linear. However, if the loop



gain regulates the signal level variation at the quadrature phase detector

within approximately 3DB, K is assumed linear.

This simplification is similar to the loop assumption

65.335 NPP/F

dol

that the phase detector constant is linear if the phase error is regulated

within + 30 degrees.

The quadrature phase detector scale factor  $K_a$  was assumed to be .03  $\frac{\text{volt}}{\text{DB}}$ . Figure 5.2 is a repetition of the demodulation channel phase detector transfer of peak to peak beat frequency output as a function of signal

drive level. The noise power input is +20DBM at AGC loop threshold. The

equivalent peak beat note (which corresponds to the DC output when the VCO


is in lock) is approximately 6.25 volts. The signal power is -28.4DB with respect to the noise power; therefore, the quadrature phase detector DC

output is -28.4DB with respect to 6 volts or 242 mv. A one DB change from

242 mv is 28.2 mv (K was assumed to be 30  $\overline{\text{volt}}$ ).

5.2 AGC Loop Mechanization

The AGC loop components have been discussed previously in the report except the Input amplifier which is described in section 6.0.




### 5.3 AGC Loop Filter Components

As shown in table the AGC loop filter time constants range from 2 sec. to 2000 sec. The simple low pass filter arrangement shown in figure 5.3 is one solution. The specification states that a passive filter must be implemented. Unfortunately, a passive filter is subject to loading; therefore, an operational amplifier connected as a follower maintains a high load impedance for the loop filter. If an active filter is acceptable, the loop amplifier and filter can be combined, eliminating one operational amplifier and the filter loading.

65-335 APP.F

,08



#### 6.0 Input Amplifier

The principal Input amplifier Specs include the following:

1. Center Frequency

50MC

2. 3DB Bandwidth 10MC

3. Response

+ 0.25DB within 2MC of 50MC

4. Phase Linearity Compatible with Fidelity Spec.

5. AGC Response

Compatible with S/N Dynamic Range

The PM receiver level diagram outlined in Figure 2.3 lists the Input

amplifier characteristics. The required gain is 30DB, AGC range 30DB,

3DB bandwidth 10MC and linear power capability ODBM. The Input Amplifier

shall consist of four cascaded Feedback pairs. The principal parameters

of this unit include the following:

1. 3DB Bandwidth

2. Noise Figure

3. Power Gain

1KC - SOMC

9DB(Max Gain)

10 to 25DB depending on Feedback connection

# 65-335 APP.F

111

4. Gain Stability

1DB oven temperature -55°C to +100°C

5. Linear Small Signal Power Capability ODBM


The frequency response of the Input Amplifier will be established by a passive input filter. The filter shall meet the  $\pm$  0.25DB requirement over the band 48 to 52MC with a <u>minimum</u> 3DB bandwidth of 10MC. However, aside from these specified requirements the filter will have a linear phase characteristic.

The AGC range will be achieved by Feedback pair interstage diode attenuators. The design goal overall gain of the unit including the insertion loss of the interstage attenuators at AGC threshold is 30 DB. Figure 6.1 indicates a simplified diagram of this system. The attenuators yield up to 10 DB attenuation for the range of applied AGC voltage -1 to -4.5 volts.


This system minimizes the usual problems of maintaining bandpass and phase characteristics over the AGC range.

0.1 Noise Sigure Considerations

The Input Amplifier, interstage diode attenuator system associated gains



and losses is shown in Figure 6.2.



65-335 APP.F

Figure 6.2. Input Amplifier and Mixer Noise Figure Characteristics

The forward gain of the four cascaded feedback pairs is +40DB. The minimum insertion loss of the three diode attenuators is -9DB and the maximum insertion loss -39DB. The mixer noise figure and conversion efficiency is assumed to be 15DB and -8DB respectively.

The overall noise figure at maximum gain is as outlined by the equation below.  $F = F_1 + F_2 - 1 + F_3 - 1 + F_5 - 1 + F_5 - 1 + F_6 - 1 + F_5 - 1 - \frac{7}{2}$   $G_1 = G_1 A_1 = G_1 A_2 G_1 A_2 G_1 A_1 G_2 A_2 G_2 G_1 A_1 G_2 A_2 G_3 = G_1 A_1 G_2 A_2 G_3 A_3 G_1 A_$  The Feedback Pair noise figure is 8DB. The diode attenuator noise figure

65-335 APP.F

is assumed as 8DB. The mixer noise figure is assumed as 15DB.

 $F_{1} \text{ through } F_{7} = 6.3$   $F_{8} = 31.7$   $G_{1} \text{ through } G_{4} = 10.0$   $A_{1} \text{ through } A_{3} = 0.5$   $A_{4} = 0.11$ 

The maximum gain noise figure is 9DB. At minimum gain, the following

changes are apparent.

F<sub>1</sub> through F<sub>7</sub> = 6.3 F<sub>8</sub> = 31.7 G<sub>1</sub> through G<sub>4</sub> = 10 A<sub>1</sub> through A<sub>3</sub> = 0.05 A<sub>4</sub> = 0.11

The minimum gain noise figure is approximately 20DB.

Measurements taken on a similiar system indicated a 10DB noise figure

at maximum gain and 240B at minimum gain.

65-335 ARP F

115

The noise power in (KTE) in 1 cps bandwidth is-174DEM. The receiver noise figure degrades this by 24LE (at minimum gain) to-150DEM. However, the minimum power from the 3/N Summer in 1 cps bandwidth is -124.75DEM. Therefore, the receiver noise power is -25.24DB with respect to minimum Summer noise.

#### 7.0 Wideband Demodulation Channel

The block diagram and associated signal and noise power levels of the demodulation channel are shown in figure 2.4. The Demodulation Channel signal and noise power levels were discussed in section 2.4.

#### 7.1 Demodulation Channel Input Filter

As specified "The wideband IF amplifier shall have a minimum 3DE bandwidth of 6 mc and shall be flat to within  $\pm 0.5$  db within  $\pm 1.5$ mc of the center frequencies. Its phase response shall be symmetric within  $\pm 5^{\circ}$  over the 6 mc passband and sufficiently linear to meet the fidelity requirements of par. 3.5.1.1.3.

<sup>T</sup>he demodulation channel bandwidth and phase response will be determined primarily by the input filter. The succeeding amplifiers will be broad band feedback pairs. The filter design will adhere to the specified amplitude response ( $\pm$  0.5 DB within  $\pm$  1.5 mc of center frequency), and specified phase symmetry. Because of the large percentage bandwidth ((0%), ordinary low pass to bandpass transformation cannot be used. Juch a design will yield geometric not arithmetic symmetry. However, Testinghouse has a design procedure whereby correction terms are added to the characteristic

function and arithmetic symmetry cotained for all frequencies within and somewhat beyond the passband. However, in our opinion the filter should have a linear phase response (Bessel). The resulting 3DB bandwidth will extend beyond 6 mc. The amplitude response and group delay of a 4 pole Bessel filter designed with 0.2 DB amplitude droop 1.5 mc from center frequency is indicated in figures 7.1 and 7.2.

Charles and a straight

111


# 7.2 Wideband Demodulation Channel Distribution Amplifier, Limiter and Phase Detector Driver


The distribution amplifier provides a 3 DB power split between the predetection record and the demodulation channel with un overall gain of 4DB. Two feedback pairs with an input resistive power divider will constitute the distribution amplifier.

The demodulation channel limiter will be essentially the same as the tracking loop limiter described in section 4.9 except that the nine limiter stages will be used instead of seven.

7.3 Demodulation Channel Phase Detctor

The high power phase detector developed in Phase I (described in par. 4.2) will constitute the demodulation channel phase detector. A repetition of the phase detector video output ve si nul drive characteristic






is shown in figure 7.3. As shown in column 21 of figure 2.4 (Demodulation Channel Level Diagram) the phase detector signal drive level is 20DBM.

( Star Marine

120


As shown by figure 7.3, 20 DBM signal drive corresponds to 12.5 volts peak to peak video. (The unit is linear to 28.6 DBM drive). However, the unit is required to operate with a S/N of -40DB in the predetection bandwidth. Therefore, the Phase Detector video output will be 40 DB down from 12.5 or 125 mv peak to peak.



CERES APS F

## 8.0 Predetection Record

The predetection record system is cutlined in Figure 2.1. This system deviates from the specified block diagram of figure 3 JPL Spec. GPG 15062-DBN for the following reasons. Figure 8.1 indicates the wideband demodulation channel spectrum if the full 6 mc channel bandwidth is used. Further, the same figure indicates the modulator output as the wideband channel is down converted by the 15 mc local oscillator.



# Figure 8.1 Predetection Record Spectrums

Note that the modulation mixer feedthrough overlaps the record spectrum centered on 5 mc. The balanced mixer rejection of the original modulation centered on 10 mc is typically 20DB. The recorded spectrum will include an overlapping region. If the wideband demodulation spectrum does not extend from 7 to 13 mc but rather 8.5 to 11.5 mc as the PM Transmitter Specs indicate, then the above assumption is erroneous.

If the full 6 mc capability of the wideband channel is used and overlap must be avoided an additional stage of up conversion and down conversion is recommended. The spectral distribution of this system is shown in figure

65-335 APP.P

8.2.




Figure 8.2. Predetection Record Spectrum with an Additional Stage of up Conversion and Down Conversion.

The Predetection Recorded spectrum is taken from the wideband channel prior

to the limiter. Therefore, the recorded data is not subjected to limiter

suppression.

A simplified diagram of this system is shown in figure 8.3.

63-335 APP.P

124




Figure 8.3.

The Predetection Record system implemented will be determined by the cognizant engineer's decision on the maximum required demodulation channel spectrum

bandwidth.

#### 9.0 Predetection Playback

The predetection playback system outlined in par. 3.5.14 and figure 5 of JPL Spec GPG-15062 is summarized briefly as follows: The tracking loop VCO is switched from 60 mc to 15 mc and the predetection record spectrum centered on 5 mc is multiplied by 15 mc for processing in the 10 mc tracking and demodulation channels. In our opinion, this system has two faults. 1) The signal spectrum and the up converted spectrum are shown in figure 9.1.

6.6.235 A82, F

125



Figure 9.1. Predetection Playback-Spectrums

As shown any signal spectrum that leaks thru the mixer overlaps the up converted spectrum center on 10 mc. Further, any second order component of the playback (attributed to distortion in the tape recorder) that leaks through the mixer will fall within the 10 mc passband of the tracking loop and wideband 10 mc IF amplifiers. The obvious solution is to simply build the balanced

65.335 HAR F

26

mixer for 60 DB rejection of all si nal components and 60 DB rejection of the local oscillator. Local oscillator (single frequency) rejection of -40 DB is considered practical and possibly -50 DB with hot carrier diodes; however, to achieve and maintain this order of balance over the 6 mc signal bandwidth is beyond the state of the art. The typical broadband signal rejection attributed to balance is about 20 DB. A system that avoids the mixer balance problem is outlined in figure 2.1, the PH Receiver Block Diagram, and repeated in figure 9.2.




Figure 9.2. Block Diagram Modified Predetection Playback System

The signal spectrums associated with this diagram are shown in figure 9.3.




Figure 9.3. Predetection Playback Spectrums with an Additional Stage of Up Conversion.

This system does not solve the limitations of mixer balance but rather spreads the spectrum such that the mixer feedthrough is rejected by the intermediate bandpass filter. However, in all fairness this system has the disadvantage of rejecting the 45 mc LO (which is only 2 mc removed from the up converted signal spectrum). However, as outlined earlier single frequency rejection or balance is easier to maintain that broadband balance.

# 10. Frequency Synthesizer

The Frequency Synthesizer block diagram is shown as a portion of figure 2.1, the P.M. Receiver Block Diagram. As outlined earlier, the Reference Oscillator is mechanized as a lmc oscillator X5, X2 frequency multipliers. The resulting 10 mc is distributed as the reference to the tracking loop phase detector, the demodulation channel Phase Detector and the AGC quadrature phase detector. Further, the h0 and h5 mc Predetection Record and Predetection Playback mixer references are derived from the 10 mc reference source.

63-225 AP8.8

128


The 1 mc oscillator and frequency multiplier designs have been described in earlier sections. The contemplated 10 mc distribution amplifier is outlined in figure 10.1. The 10 mc distribution amplifiers provide unity power gain and drive three 360 degree phase shifters (Varigon Series V54). The phase shifter insertion loss is 30 IB. The phase shifters are buffered from the various phase detectors by power amplifiers with 37 IB gain deliverin; +20 DEM. The power amplifiers will be phase and gain stable units similar to the tracking 1 op second LF stages. The frequency synthesizer power and

impedance levels are shown in figure 2.1.

SKETCH SHEET

65-335 APP.8

WESTINGHOUSE ELECTRIC CORPORATION



# 11.9 Output Amplifiers

The output amplifiers as shown in figure 2.1, the PM Receiver Block Diagram, are listed as follows:

65-355 HPER

\$ \$\*

130

1. Narrow Band Modulation output amp.

2. Wideband Modulation output amp.

3. AM Modulation output amp.

4. Predetection Record output amp.

The units 1 thru 3 will be Philbrick SP 456 stabilized operational

amplifiers. The predetection record amplifier will be a medium power feed-

back pair discussed earlier in this report.

receiver tracking loop gain.

#### 3.5.1.3.3 Balanced Modulators

The FN receiver shall contain two (2) balanced modulators, as shown in figure 2.1. They shall be functionally equivalent to ideal . voltage multipliers in the time domain, or translators in the frequency domain, such that all spurious and feedthrough products are 50EB below the desired output. The referenced opurious and feedthrough products are referenced to the output of the tracking loop 2KC filter and the demodulation channel 6KC filter and are referenced to the 2KC and 6KC bandwidths respectively.

3.5.1.3. IP Amplifiers

#### a. Narrowband IF

The wideband and narrowband IF amplifiers will track in phase within  $\pm 5^{\circ}$  over  $\pm 33$  cps. about the center frequency. At center frequency, the tracking will be within 20 degrees as determined by the limiter and AGC phase shift over the dynamic range of the system, but it will be possible to manually adjust out this phase error with the reference phase shifter.

# 3.5.1.3.2 Voltage-Controlled Oscillator

#### a. Frequency

The center frequency of 700 No. 1 shall be exactly 60MC. The VCO center frequency shall be 1MC. The final 60MC frequency shall be derived by X60 frequency multiplication of the VCO frequency.

1990 325 APP/F

132

#### b. Stability

The frequency and phase stability of the VCO, Reference Oscillator and Transmitter Standard shall be such as to cause no more than a one (4) degree RHS phase error in a noise-free phase coherent receiver with 2BL of 3.C cps when the three oscillators are at center frequency.

#### c. Manual Tuning

It shall be possible to manually tune the VCC for the purpose of initially acquiring the transmitter frequency and for subsequently creating controlled loop static phase errors as large as  $\pm 30^{\circ}$  during system testing. The afore referenced static phase error shall be achieved by  $\pm 500$  ops detuning of either the transmitter standard or receiver VCO and reduced

# 12.0 Specification Exceptions

The Phase I PM Receiver Study indicates that the following specifica-

一日 一日 一日 日本

# 3.5.1.3.1 Input Amplifier

#### a. Bandwidth

The passband of the 50MC Input Amplifier shall be flat to within  $\pm$  0.25DB within  $\pm$  2MC of the center frequency at mid range gain of the Input Amplifier. The passband shall not vary more than LDB (over the  $\pm$  2MC passband) as the Input Amplifier traverses its full range of gain control.

# b. Phase Linearity

The Input Amplifier shall have a Bessel Phase Response and amplitude response as described in 3.5.1.3.1a. The 3DB bandwidth is determinated by the specified amplitude response ± 2MC from center frequency and the phase response.

#### c. AGC Response

The gain of the Input Amplifier shall be AGC controlled over a range of 30HB. (Kenual gain control (Independent of the Input Amplifier) shall extend the total PM Receiver gain control (30C and Manual) to 65DB.

134

3.5.1.3.5 The PM receiver reference oscillator shall have a fixedfrequency output of exactly 10MC. The reference oscillator center frequency shall be LMC. The final 10MC frequency shall be derived by X10 frequency multiplication of the reference oscillator frequency.

3.5.1.3.6 Phase Detectors

The PM receiver shall have two (2) phase detectors with the following characteristics.

#### a. Bandwidth

The tracking loop phase detector bandwidth shall be such that the one sided output passband is determined only by the 2KC IF passband. The demodulation channel phase detector 3DE bandwidth shall be a minimum of 5NC. The amplitude response at 1.5NC shall be within 0.5DE of the response at DC.

#### b. Fidelity

The phase detectors shall be functionally equivalent to ideal voltage multipliers in the time domain consistent with the transmitter-receiver fidelity specification of 3.5.1.1.3.

# 65-350 APP #

135

# 3.5.1.3.8 Lop Filter

The phase-lock PM receiver shall have the following loop characteristics:

a. The receiver shall have four standard loop noise bandwidths of 3, 12, 20 and 15 ops in the passive a nfiguration defined at the receiver absolute threshold MF operating point (ODF SUP in tracking loop noise bandwidth). It shall be possible to simply and reliably change the loop filter convenents in order to operate with either the same bandwidths at different defined threshold points or with any other loop noise bandwidth at threshold, defined as CED SUP in the noise bandwidth, shall be 3.0 cms. Further, at noise bandwidths greater than 100 cps the 2KU tracking loop, IF crystal filter must be changed or the resulting degradation of loop stability accepted.

3.5.1.3.9 Amplitude Detector

a. Literrity

the fidelity specification is referenced to distortion above and beyond the inherent distortion of a sinusoidal phase detector to an input signal with a modulation index of  $\pm 4$ .

Galaba Ada F

36

#### c. Gain Constant

Each phase detector shall contain a hard limiter such that its gain, measured in volts/radian, shall not vary more than  $\pm \frac{1}{2}$  percent over 36DB of limiting in the tracking loop and 00DB of limiting in the demodulation channel. Further, the relative phase shift between the tracking loop and demodulation channel attributed to changes of limiting dynamic range shall not exceed 20 degrees and will be possible to null it out manually.

#### 3.5.1.3.7 Phase Loop Gain

The PM receiver loop gain shall be sufficiently large such that the residual phase error shall be no greater than 1 degree over the normal receiver operating frequency range as determined by the transmitter tuning range and the frequency instabilities, when the VCO is tuned to its zerovoltage quiescent frequency.

The relationship between carrier input voltage amplitude

- K.J

131

and detector output voltage shall be linear to with  $\pm 2.5\%$  under both

static and dynamic conditions.