## This Research Was Sponsored By <br> THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION <br> Research Grant NSG 36-60 <br> And By <br> THE NATIONAL SCIENCE FOUNDATION <br> Research Grant NSF-GE-2546 <br> NASA CR 71057

## ANALOG-DIGITAL, DIGITALANALOG CONVERTER FOR A DIGITAL CONTROL SYSTEM SIMULATOR <br> Report No. EDC 1-65-34

By<br>Bruce Lehtinen

C. K. Taft

Associate Professor of Engineering
Thesis Advisor
Harry W. Mergler
Professor of Engineering
Principal Investigator on Research Grant NSG 36-60

Control Systems Synthesis
And Digital Systems
Laboratories

ABSTRACT
The design and construction of a unit consisting of one analog-to-digital converter, one digital-to-analog converter, and digital control logic is described. The unit is used with a GEDA real time analog computer and a digital logic synthesizer to make possible the simulation of absolute and incremental digital control systems having single digital feedback loops. Portions of the GEDA are utilized in the implementation of the $A / D$ and $D / A$ converters, thereby making possible a reduction in the unit's overall cost.

The analog-to-digital and digital-to-analog converters are analyzed, and predicted performance is compared to actual observed performance. A sample simulation is presented to demonstrate how the unit can be used, and complete operating and calibration instructions are provided in the form of an operation manual.


## ACKNOWLEDGEMENTS

This thesis was supported in part by The National Aeronautics and Space Administration under Research Grant No. NsG-36-60 and also by the National Science Foundation under Research Grant No. NSF-GE-2546.

The author wishes to thank Dr. C. K. Taft, for his guidance and encouragement. The support of Dr. H. W. Mergler, as principal investigator on Research Grant No. NsG-36-60, is also gratefully acknowleged.

## TABLE OF CONTENTS

ABSTRACT ..... ii
ACKNOWLEDGEMENTS ..... iii
LIST OF LITERAL SYMBOLS ..... ix
LIST OF LOGIC ELEMENT SYMBOLS ..... xii
LIST OF FIGURES ..... ciiii
CHAPTER 1
INTRODUCTION ..... 1
1.1 Introduction ..... 1
1.2 The Hybrid Simulator ..... 3
1.3 Absolute Digital Control ..... 4
1.4 Incremental Digital Control ..... 4

1. 5 Design Specifications for the $A / D$ and $D / A$ Converters ..... 7
1.6 Summary ..... 10
CHAPTER 2
ANALOG -TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION METHODS ..... 11
2. li Introduction ..... 11
3. 2 Digital-to-Analog Conversion Methods ..... 12
2.21 Introduction ..... 12
4. 22 Voltage or Current Ladder Decoder ..... 12
5. 23 Weighted Resistor Network ..... 14
6. 24 Summing Amplifier with Switched Input Resistors ..... 14
2.25 D/A (Decoder) Selection ..... 17
7. 3 Analog-to-Digital Conversion Methods ..... 17
2.31 Introduction ..... 17
2.32 Electromechanical Position Servo with Shaft Position Encoder ..... 18
2.33 Time Base Encoder ..... 18
8. 34 Cascaded Stages Encoder ..... 21
9. 35 Successive Approximation Encoder ..... 23
2.36 Continuous Balance Method ..... 26
10. 361 Asynchronous Continuous Balance Encoder ..... 27
2.362 Synchronous Continuous Balance Encoder ..... 29
11. 4 Summary and Conclusions ..... 31
CHAPTER 3
DETAILEDSYSTEM DESIGN ..... 32
3.1 Introduction ..... 32
3.2 D/A Converter Design ..... 32
3.21 Input-Output Diagram ..... 32
3.22 Typical Bit Design ..... 34
3.23 Actual Bit Design ..... 37
3.24 Detailed Converter Diagram ..... 39
3.3 A/D Converter Design ..... 41
3.31 Inptt-Output Diagram ..... 41
3.32 Complete System Operation ..... 43
3.33 Design of D/A Converter-Summing Point Subsystem ..... 49
12. 34 The Comparator ..... 51
3.35 Bidirectional Counter and Logic ..... 55
3.4 Pulse Data System ..... 60
3.41 Error Counter and Anticoincidence Circuit ..... 60
3.5 Summary ..... 65
CHAPTER 4
ENCODER AND DECODER PERFORMANCE ANALYSIS AND EVALUATION ..... 68
13. 0 Introduction ..... 68
4.1 A/D and D/A Performance Parameters ..... 68
4.2 D/A Converter Error Analysis ..... 70
4.21 D/A Converter Static Error ..... 70
4.22 Bit Adjusting Errors ..... 72
4.23 Transistor Switch Leakage Current ..... 72
4.24 Transistor Switch Saturation Voltage ..... 75
4.3 A/D Converter Error Analysis ..... 76
4.31 A/D Static Accuracy ..... 77
4.32 High Speed Operation ..... 83
4.4 D/A Converter Performance Data ..... 89
4.5 A/D Converter Performance Data ..... 94
4.6 Summary ..... 100
CHAPTER 5
CONTROL SYSTEM SIMULATION ..... 104
5.1 Ihtroduction ..... 104
5.2 Pulse Data System ..... 104
5.3 Sampled Data Systems ..... 112
APPENDIX
OPERATION MANUAL ..... 115
A. 1 General System Description ..... 115
A. 11 Functions ..... 115
A. 12 Supply Voltage Wiring Diagram ..... 122
A. 2 A/D Converter ..... 122
A. 21 Absolute Operation ..... 122
A. 22 Incremental Operation ..... 126
A. 23 Adjustment and Calibration--A/D Converter ..... 127
A. 24 A/D Checkout ..... 132
A. 3 D/A Converter ..... 133
A. 31 D/A Operation ..... 133
A. 32 D/A Adjustment Procedure ..... 134
A. 4 Error Counter and Anticoincidence Circuit Operation ..... 135
A. 5 Parts Costs ..... 136
BIBLIOGRAPHY ..... 138

## LIST OF LITERAL SYMBOLS

| $\begin{aligned} & a_{n}, a_{1}, \cdots \\ & a_{n}, a_{i} \end{aligned}$ | binary weights |
| :---: | :---: |
| $\overline{\mathbf{x}}_{i}$ | complement of $\mathrm{a}_{\mathrm{i}}$ |
| A | sine wave amplitude (quanta) |
| B | positive number less than one |
| D | time increment |
| $\delta$ | voltage increment |
| E | constant reference voltage |
| $\mathrm{e}_{0}$ | summing amplifier output voltage |
| $e_{i}$ | summing amplifier input voltage |
| $\left(e_{o n}\right)_{i}$ | portion of summing amplifier output voltage |
| $\left(e_{o f f}\right)_{i}$ | portion of summing amplifier output voltage |
| $\epsilon_{s}$ | sampling error (quanta) |
| f | frequency ( ${ }^{\text {c.p.s.s.) }}$ |
| $\mathrm{G}(\mathrm{s}), \mathrm{G}\left(\mathrm{s}^{\prime}\right)$ | transfer functions |
| i | an integer |
| $\mathrm{I}_{\mathrm{CBO}}$ | transistor collector leakage current with emitter open |
| $\Delta I_{\mathrm{CBO}}$ | change in $\mathrm{I}_{\mathrm{CBO}}$ |
| K | velocity gain constant |
| K | positive number less than one |

analog voltage slope (quanta/sec.)
$\mathbf{n}$
an integer
$\psi$ a constant

Q
$R_{f}$
summing amplifier input resistance
$R_{0}, R_{1}$,
D/A ladder resistances
$\ldots, R_{n}$
R resistance
$\mathrm{R}_{\mathrm{a}}$
$R_{b}$
$s, s^{\prime}$
$\theta$ controlled variable
$\dot{\theta} \quad$ time derivative of $\theta$
$T$ time

T time constant
${ }^{T}{ }_{\mathrm{A}}$
clock period
$T_{1}, T_{2}, T_{L}, \quad$ delay times
${ }^{T} \mathbf{P}^{\prime}{ }^{T_{u}},{ }^{T_{\mathbf{c}}},{ }^{T_{\mathbf{e}}}$
V
$\mathrm{V}_{\mathrm{b}} \quad$ bias component of summing amplifier output voltage
A/D converter input voltage

| $\mathrm{V}_{\mathrm{e}}$ | summing amplifier output voltage |
| :---: | :---: |
| $v_{c_{i}}$ | collector voltage |
| $\Delta V_{c_{i}^{\prime}}$ | change in collector voltage |
| $\mathrm{V}_{\text {ce }}$ | collector-to-émitter voltage |
| $\left(\Delta V_{c e}\right)_{s a t}$ | change in collector-to-emitter saturation voltage |
| $\left(\Delta V_{e_{i}}\right)_{\mathrm{adj}}$ | D/A error voltage component due to bit adjustment |
| $\left(\Delta V_{e_{i}}\right)_{\text {leak. }}$ | D/A error voltage component due to leakage current variation |
| $\mathrm{V}_{\mathrm{T}}$ | comparator sensing voltage |
| $\zeta$ | damping ratio: |

Symbol

# Designation <br> (logic designed by Case Digital Systems Laboratory) 

Type 202 NOR 2 gate

Type 212 NOR 1 gate

Type 311 RSTT flip flop, or Type 201 JK flip flop

Type 214 GPG (gated pulse generator)

Type 308 MIGPG (multi-input gated pulse generator)

Type 302 BDC (two bit binary
bidirectional counter) bidirectional counter)

Type 209 Steering gate

Type 207 FRMV (free running multivibrator)

## LIST OF FIGURES

Figure Title Page1Absolute Digital Control System5
2 Incremental Digital Control System ..... 6
3 Ladder Type Decoders ..... 13
4 Weighted Resistor Network ..... 15
5
Summing Amplifier with Switched Input Resistors ..... 16
6
Electromechanical Position Servo with Shaft
Electromechanical Position Servo with Shaft Position Encoder ..... 19
7 Time Base Encoder ..... 20
8 Coder with Cascaded Stages ..... 22
9
Analog Computer Circuit for a Two Bit Cascaded Converter for Positive Analog Input Voltages ..... 24
10
Successive Approximation Encoder ..... 25
11 Asynchronoús Continuous Balance Encoder ..... 28
12
Synchronous Continuous Balance Encoder ..... 30
13 Static Input/Output Characteristics for D/A Converter ..... 33
14 Typical Decoder Stage ..... 35
15 Digital-to-Analog Converter ..... 40
16a Analog-to-Digital Converter Input-Output Diagram ..... 42
16b Analog-to-Digital Converter Output Diagram ..... 44
17A/D Converter-Block Diagram45
18 Timing Diagram-Ideal A/D Converter ..... 47
19
8 Bit D/A for A/D Converter ..... 502021222324
Comparator Schematic ..... 53
Comparator Outputs ..... 54
8 Bit A/D Counter ..... 56
A/D Converter Pulse Output Logic ..... 58
Error Counter and Anticoincidence Circuit ..... 61
Anticoincidence Circuit Timing Diagram ..... 63
Typical D/A Converter Bit ..... 73
A/D Summing Amplifier Outputs ..... 78
A/D Amplifier Output for Rapidly Changing Input ..... 84
A/D Timing Diagram ..... 86
D/A Test Results for Positive Inputs ..... 92
D/A Test Results for Negative Inputs ..... 93
A/D Calibration Check for Positive Inputs ..... 95
A/D Calibration Check for Negative Inputs ..... 96
A/D Monotonicity Data ..... 98
A/D Dynamic Error ..... 101
Analog Computer Simulation of Pulse Data System using Designed Unit ..... 103
37
Pulse Data System Simulation ..... 106
38 Single Pulse Test-Variable $\mathrm{K}_{\mathrm{v}} \mathrm{T}$ ..... 107
39 Single Pulse Test-Variable $\mathrm{K}_{\mathbf{v}} \mathrm{T}$ ..... 108
40 Single Pulse Test-Phase Plane ..... 109
41 Four Quanta Step Response Test ..... 110
42 Single Pulse Test-Variable ..... $111^{-}$
43 Absolute Sampled Data System Simulation ..... 113
A-1 Front Panel ..... 116
A-2 Rear Panel ..... 117
A-3 Supply Voltage Schematic ..... 123

## CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

Digital feedback control, characterized by closed loop systems in which both command and feedback information are in discrete or numerical form, is replacing or supplementing conventional analog (continuous) feedback control in some applications. Advantages in using digital control are primarily those of:

1. Increased accuracy
2. Ease of information storage
3. Greater reliability
4. Compatibility with large general purpose digital computers
5. More reliable data transmission in the presence of noise.

Digital feedback control, however, results in a system which is generally less stable than a corresponding all analog system. Reasons for this are:

1. In order to perform digital computations, continuous signals must be represented by only a finite number of states. When transitions from one state to another occur, loop gain is effectively infinite.
2. Any calculation involving digital information requires
a finite time interval for completion, hence a time lag will result between the time of measurement of the desired input and system output and the corresponding application of a corrective control signal.

These two problems due to 1) quantization and 2) sampling are inherent in any digital control system. Much emphasis in digital control system synthesis is placed on developing methods of compensation for this decreased stability brought on by quantization and sampling. The problem of compensator design for a digital control system is similar to that of designing a controller for a conventional analog control system. In an analog system, as the process to be controlled increases in complexity, the analytical design of a suite able compensator becomes exceedingly difficult; therefore, an analog computer is generally used to aid in determining a suitable control scheme. The methods presently available for analyzing simple digital control systems, such as graphical convolution, time domain solution on a digital computer, describing function, phase plane, or actual construction are often slow or tedious to implement and tend to give the designer information about only a particular class of systems, not an overall picture. Thus it is even more desirable to be able to simulate digital system performance than it was for an ana log system.

### 1.2 The Hybrid Simulator

The purpose of this thesis is to designafacility on which a digital control system having a single digital feedback loop and an arbitrary number of analog feedback loops can be simulated. The two main portions of the simulation facility are:

1. The Digital Synthesizer, built by the Case Numerical Control Laboratory, on which can be assembled the digital portions of a digital control system.
2. The Goodyear Electronic Differential Analyzer, (GEDA), a general purpose real-time analog computer, used by the Control Systems Synthesis group. The continuous portion of the system may be simulated this facility.

It is then necessary to provide the interconnecting links---suitable digital-to-analog and analog-to-digital conversion equipment---to combine the Digital Synthesizer and the GEDA into a Control System Simulator. Both the GEDA and the Digital Synthesizer can be rapidly programmed on removable patchboards, hence the complete facility is flexible and can be used both for investigations of the dynamics of digital control systems as well as for classroom demonstration and graduate and undergraduate laboratories. To better explain the aims of this thesis, a brief explanation of the two basic types of digital control systems is in order.

## 1. 3 Absolute Digital Control

A single loop absolute digital control system is shown in Fig. 1. "Absolute" indicates that command and feedback information appear as a coded digital number. In this system, the analog signal representing the controlled variable is converted to a digital form by means of an analog-to-digital (A/D) converter (encoder). This number is compared to a number representing the desired state of the controlled variable command signal. If the two numbers are not equal, a numerical error signal is generated to cause corrective action. This error signal must first be converted back to an analog quantity by a digital-to-analog (D/A) converter (decoder) before it can exercise control on the process. The box marked "LOGIC" includes arithmetic logic for subtraction or comparison, any digital compensation logic, and a register for storage of the latest value of the computed error signal.

### 1.4 Incremental Digital Control

Fig. 2 shows a single loop incremental digital control.
system. "Incremental" indicates that command and feedback data are in the form of pulse trains, where each pulse represents an increment of motion. Each time the controlled variable changes by a

FIG. 1 - ABSOLUTE DIGITAL CONTROL SYSTEM

FIG. 2 - INCREMENTAL DIGITAL CONTROL SYSTEM
fixed increment or quanta, the quantizer (A/D Converter) emits a plus or a minus pulse, depending upon the direction of motion, indicating that the output has passed a fixed quanta level. These feedback pulses are summed with reference (command) pulses in a bidirectional counter. The state of the bidirectional counter, usually a binary number, represents the difference between the number of past reference pulses received and the number of feedback pulses emitted by the quantizer. When the number of increments moved by the controlled variable equals the number of increments of desired motion, the number in the error counter is zero. The error number is converted by a converter (decoder) to an analog error signal which is then used to exercise control over the process. Additional digital compensation logic may be employed but is not shown on this simplified schematic.

### 1.5 Design Specifications for the A/D and D/A Converters

The Digital Control System Simulator should be capable of simulating a single absolute or incremental digital control loop. The main purpose of this thesis work was the design and construction of one $D / A$ converter and one $A / D$ converter, compatible with both the Synthesizer and the GEDA.

The D/A converter designed must meet the following requirements.

1. The digital input must be an eight bit natural binary number. Logic levels are to be 0 and -12 volts $d . c$.
2. Settling time for the output must be such that the D/A converter is not the limiting factor in total system response.
3. The scale of the analog output must be able to vary so as to have $1,2,4,8,16,32$, and 64 volts per binary bit. A mid scale input ( 128 binary) must produce a zero volt output.

Specifications for the A/D Converter are as follows:

1. It must perform as an absolute analog-to-digital converter, simulating transducers such as an absolute shaft-position encoder. It must convert a +100 volt d.c. signal into a natural binary number, $\bar{b} i a s e d$ such that a zero volt input produces a binary output of 128 . The least significant binary bit should correspond to one volt.
2. It must perform as an incremental converter or quantizer, simulating an incremental shaft position encoder. Quanta size must be variable through 1,2 , $4,8,16,32$, to 64 volts per quanta.
3. Absolute binary outputs must be either 0 or -12 volts. Both asserted and negated forms of the output should be available simultaneously.
4. There must be two incremental (pulse) outputs, one emitting pulses for a positive going input signal, the other for a negative going signal. Each pulse is to have a -12 volt amplitude and a minimum of three microseconds duration.
5. The converter must be able to convert a sine wave with 100 volts half amplitude at a frequency of ten cycles per second.

Additional specifications which apply to both the D/A and the $A / D$ converter are:

1. Both units must be able to be constructed at a substantially lower cost than any similar commercially available items.
2. Reliability must be high. Drift must be low, on the order of that present in the GEDA, Readjustment should not be required more than every six months. The number of different power supplies required should be held to a minimum.
3. Static accuracy should be comparable to that of the GEDA, or $\pm 0.1$ volt.
4. Both the $D / A$ and the $A / D$ should be conveniently packaged for mounting near the GEDA. This insures that any data to be transmitted over an appreciable distance will be in digital form.

Since one of the main areas of use for the simulator will be in the investigation of the dynamics of incremental or pulse-data control systems, the converter package should include in it a four bit binary bidirectional counter and anticoincidence circuit such that a simple pulse-data loop can be programmed without requiring the use of additional logic from the Digital Synthesizer. Thus a great many systems can be studied without using the Synthesizer, thereby
freeing it for other uses.

### 1.6 Summary

The main purpose of this thesis is to design and construct a unit containing one $D / A$ converter, one $A / D$ quantizer/encoder, and one bidirectional counter plus anticoincidence circuit which when used with the GEDA real time analog computer and the Digital Synthesizer will permit the simulation of digital control systems having single digital feedback loops. The complete facility will make it possible to study the digital control of processes with a wide variety of dynamic characteristics.

## CHAPTER 2

## ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION METHODS

### 2.1 Introduction

At the present time there are numerous methods of ana-log-digital conversion (the hyphenated expression "analog-digital" will be used when referring collectively to $D / A$ and $A / D$ conversion). Not all of the presently used conversion methods are suitable for the purposes of this thesis. The main criteria for selecting the $A / D$ and D/A conversion methods which might be useful were:

1. The D/A converter must operate on parallel input information and have a high enough output voltage to accurately function with the analog computer.
2. The $A / D$ converter must simulate the action of both an absolute shaft-position encoder and an incremental shaft-position quantizer.
3. The number of quanta used in the system must be conveniently variable.
4. The overall design must require a minimum of equipment, both analog and digital.

With the se criteria in mind, various converter types were examined and the most promising type selected for actual design implementation.

### 2.2 Digital-to-Analog Conversion Methods

## 2:21 Introduction

The criteria restricting the digital input to parallel form eliminated such serial D/A converters as the Shannon-Rack decoder, which would require conversion first from parallel to serial digital form prior to conversion to analog. Thus the types of D/A's considered were either of the weighted resistor type or the resistor ladder type.
2. 22 Voltage or Current Ladder Decoder ${ }^{1,2^{*}}$

Resistor ladder networks utilizing either n current or $n$ voltage sources which convert $n$ bit parallel binary numbers to analog voltages are shown in Fig. 3a and 3b. In order to obtain the simplest overall design, all digital (switching) portions of the se converters should be transistorized so that they can be operated directly from Synthesizer logic modules. However, use of transistors limits the range of the converter output voltage to about 25 volts, which is near the normal maximum collector-to-emitter voltage of medium speed switching transistors which should be used. Amplification

[^0]
a) Current Source Ladder Decoder


FIG. 3 - LADDER TYPE DECODERS
would therefore be needed to boost the output up to 100 v. Very low tole rance resistors would have to be used since adjustable trimming resistors on each resistor leg would result in a circuit which could be theoretically adjusted for the required accuracy but in practice would be unmanageable.

### 2.23 Weighted Resistor Network ${ }^{3}$

Fig. 4 shows a typical weighted resistor network or "digital potentiometer." The individual resistors can be adjustable so that very low tolerance fixed resistors are not necessary; however, medium speed switching transistors can't withstand the voltages required if the maximum converter output is to be $\pm 100$ volts. Thus some additional amplification would be required.
2. 24 Summing Amplifer with Switched Input Resistors ${ }^{4}$

Fig. 5 depicts a method of decoding which requires the use of a high gain d.c. amplifier and a set of binary weighted input resistors. This circuit has the advantage that low voltage transistors can be used to effectively switch a high reference voltage across a series of weighted resistors. Each bit resistance can be individually adjusted with variable resistors $n R(1-\beta) . \quad R(1-\beta)$ must be


FIG. 4 - WEIGHTED RESISTOR NETWORK


FIG. 5 - SUMMING AMPLIFIER WITH SWITCHED INPUT RESISTORS
limited by selecting $\beta$ (where $\beta$ is a positive number less than 1 ) so that transistor collector-to-emittervoltages don't ever exceed maximum ratings. The analog computer's reference voltage can serve as $\rightarrow V_{\text {Ref. }}{ }^{\text {and an }}$ operational amplifier from the analog computer can be used for the summing amplifer. Since the GEDA has a commutator stabilization system which limits d. c. amplifier drift to about 500 microvolts, the problem of decoder drift would also be minimized.

### 2.25 D/A (Decoder) Selection

The summing amplifier with switched input resistors decoder was selected for implementation because it l) allows low voltage switching transistors to be used, 2) needs no additional reference voltage supply, 3) can use lower tolerance fixed resistors with adjustable trimming resistors.

## 2. 3 Analog-to-Digital Conversion Methods

## 2. 31 Introduction

There are many $A / D$ converter types that will convert a d.c. voltage to a binary number, therefore the main criteria for selection were not functional but ones of cost, complexity, and re-
liability.
2. 32 Electromechanical Position Servo with Shaft Position Encoder

An electromechanical position servo can be used to drive a shaft position-to-digital converter as shown in Fig. 6. By using an encoder with two properly located pickups per bit (encoder tracks), the encoder could also function as a quantizer. Although its performance as an encoder and quantizer would be suitable, such problems as low bandwidth, friction and wear, and relatively high cost of a dual-pickup-per-bit encoder rule it out as a possible solution.

### 2.33 Time Base Encoder ${ }^{1}$

Fig. 7 shows a typical time base encoder employing a linear sweep generator. A "start" signal from the control logic causes the sweep generator to produce an increasing output and also opens the gate to allow the fixed frequency clock to feed pulses into the counter. The gate is closed when the comparator indicates the linear sweep and the input voltage are equal. The contents of the counter, assuming correct scaling, is a digital representation of the analog input. After some delay, the counter and sweep gen-

FIG. 6 - ELECTROMECHANICAL POSITION SERVO WITH SHAFT POSITION ENCODER


FIG. 7 - TIME BASE ENCODER
erator are reset and the process repeated. There are numerous variations of this method (different comparators, staircase generator instead of the linear sweep generator) but the main drawbacks e. are that the past output must be stored in an additional register while the comparison processis occurring, and the method is relatively slow due to the fact that the counter must be at worst counted through $2^{n}$ states if the input corresponds to an $n$ bit binary number. The sweep or staircase generator output is also subject to inaccuractés.
2.34 Cascaded Stages Encoder ${ }^{\text {5, }} 1$

Fig. 8 depicts an encoder which requires no counter or pulse generator. The analog input voltage is compared first with a fixed reference voltage. If it exceeds the voltage corresponding to the most significant bit ( Sn ), a true indication is given on line Sn , the equivalent bit voltage is subtracted from the input, the result multiplied by two and used as the input to the next less significant stage. This converter can be quite fast as only $n$ comparisons and subtractions are required as the signal propagates down through to the least significant stage. Problems involved however are the accuracies of the comparators (which could be differential amplifiers or Schmitt triggers) and the implementation of the analog subtract-


FIG. 8-CODER WITH CASCADED STAGES
ors. In practice, subtractions and multiplications would be done using n-1 summing amplifiers. For an eight bit converter, this would mean tieing up seven GEDA operational amplifiers, which would be too many in view of the fact that there are only twenty-four available in all. Note also that this encoder requires no storage register. This method may be quite advantageous when only two to four bits of information are required as it can be completely patched up, including the comparators, on the GEDA. The only external circuitry required would be Schmitt triggers to convert high voltage logic levels from the GEDA comparators to low voltage levels suitable for Synthesizer logie" Fig. 9 shows a two bit" converter capable of converting positive input voltages only. Note that the sign of the comparison mustallernate with each subsequent stage due to the inversion in the multiply-subtract amplifier.
2.35 Successive Approximation Encoder $^{6,1}$

One of the fastest voltage encoders, a member of the general class of feedback or comparison types is the successive approximation encoder. Fig. 10 shows a simplified block diagram of such an encoder. With an analog voltage applied at the input, timing pulses 1 through $2 n$ are generated by the ring counter. The first

FIG. 9 - ANALOG COMPUTER CIRCUIT FOR A TWO BIT
CASCADED CONVERTER FOR POSITIVE ANALOG INPUT VOLTAGES

FIG. 10 - SUCCESSIVE APPROXIMATION
pulse $\left(\mathrm{T}_{1}\right)$ sets the most significant bit. This bit is converted to an analog voltage by the $D / A$ converter, and the decoder output is compared with the analog input voltage. If the $D / A$ output is greater than the analog input, the "and" gates are enabled and the second timing pulse $\left(\mathrm{T}_{2}\right)$ resets the most significant flip flop. If the analog input is greater than the D/A output, the "and" gate is disabled, and the first flip-flop is left in the "set" state. This process is repeated with the lesser significant bits until timing pulse $T_{2 n}$ after which the timing cycle is repeated. For a rapid, full-scale change in the analog input voltage, $2 n$ timing pulses will be required before the correct digital output is attained, whereas for the continuous balance method, which will be mentioned next, $2^{n}-1$ pulses will be required. If however, the converter is never required to convert a signal which changes by more than one quanta during the total cycle time ( $T_{1}$ through $T_{2 n}$ ) speed of operation of the two types will be comparable. The successive approximation encoder also requires an $n$-bit ring counter or timing logic which, as will be seen, the continuous balance method does not.
2. 36 Continuous Balance Method ${ }^{6}$

The continuous balance encoder is another feedback type
which is known also as the servo or self-balancing encoder. There are two sub-types of continuous balamee encoders, asynchronous and synchronous.

### 2.361 Asynchronous Continuous Balance Encoder

Fig. 11 is a schermatic of an asynchronous continuous balance encoder. Starting with zero input voltage, the analog voltage input is increased to $+1 / 2$ quanta, the "up" trigger fires and causes the bidirectional counter to count up one. This change in counter state is sensed by the D/A converter, converted to an analog signal, and subtracted from the analog input. The error signal then goes negative, resetting the "up" trigger and settles at a negative voltage slightly more positive than $-1 / 2$ quanta. If the input now goes slightly negative, the "down" trigger will fire causing the counter to be counted down one and the error signal to settle at slightly less than $+1 / 2$ quanta. The slight difference mentioned is due to hysteresis which must be built into the loop to prevent the encoder from continuously cycling with the input fixed on a quanta line. For proper encoder functioning, the analog input must never move another quanta before the previous pulse has propagated completely around the loop. Otherwise the second pulse will be lost and the encoder


FIG. 11 - ASYNCHRONOUS CONTINUOUS BALANCE ENC ODER
will cease to follow the input. This also means that any noise present in the system or ripple on the analog input must not cause false triggering else the encoder will be in error by one quanta and encoding will stop. This method has the advantages, however, that no timing logic is required and that a change in state of the encoder occurs not at a predetermined clock time but at the instant the input reaches a quanta line. However, if the input signal contains an appreciable noise component, it is preferable to use the synchronous balance encoder which is discussed next.

## 2. 362 Synchronous Continuous Balance Encoder ${ }^{7}$

The synchronous continuous Balance encoder, shown in Fig. 12, is quite similar to the asynchronous method. The action of the encoder is the same as the asynchronous encoder except that instead of counting the counter up and down with the trigger transitions directly, the trigger output levels are used to gate constant frequency clock pulses into the counter's "up" and "down" inputs. Therefore, if noise or unusual input conditions cause the input to change more rapidly than the converter can follow, one of the triggers will keep its corresponding "and" gate enabled untilequilibrium is reached. However, due to its synchronous nature, counter tran-

FIG. 12- SYNCHRONOUS CONTINUOUS BALANCE ENCODER
sitions can occur only at clock intervals; hence the converter output is both quantized and sampled, unlike that of a shaft position encoder. If, however, the clock (sampling) frequency is made sufficiently large, sampling effects can be made negligible and the overallencoder performance will very closely approximate that of the shaft position encoder or (quantizer).

### 2.4 Summary and Conclusions

On the basis of minimum logic requirements and the possibility of avoiding intermediate storage registers, the synchronous continuous balance method was chosen for the final A/D converter design. This method can also be easily converted to asynchronous operation provided that the analog voltage to be converted is sufficiently noise free. This then would eliminate the sampling present in the synchronous version, which might pose a problem, although the sampling rate for the constructed $A / D$ was 10 kc which does not introduce an appreciable delay for most computations.

## CHAPTER 3

## DETAILED SYSTEM DESIGN

### 3.1 Introduction

In this chapter, the design of the complete system for interconnecting the GEDA and the Synthesizer will be discussed. The discussion covers three main areas; 1) D/A converter design 2) $A / D$ converter design and 3) Design of an error counter and an-ti-coincidence logic for use in simulating a pulse-data control system. The final chapters will then be devoted to the analysis and performance of each sụbsystem as well as examples of overall system performance when simulating atypical control problem.

### 3.2 D/A Converter Design

The first portion of the system to be designed was the D/A converter since similar D/A was also required for the $\overline{\text { n }}$ y $\bar{n}-$ chronous continuous balance method of $A / D$ conversion which was chosen for the encoder design.
3.21 Input-Output Diagram

The desired decoder characteristics are shown in Fig.
13. A zero d.c. voltage appears at the output when the digital input is binary 128 (10000000). The output appears as a series of equally


FIG. 13 STATIC INPUT/OUTPUT CHARACTERISTICS FOR D/A CONVERTER
spaced levels, $K$ volts apart, where $K$ is any positive number less than one. Thas the largest output voltage corresponding to one least-increment (quanta) input is one volt. In order to obtain a larger quanta size, the number of allowable input bits must be reduced. For example, if a one quanta input change must produce a 32 v . output change ( 32 v . /quanta), set $K=1$ and use only the three most significant bits of the input, fixing the other five bits at " 0 ". The maximum allowable output voltage range is $\pm 100$ volts, which means that binary input numbers 229 through 255 and 0 through 28 won't normally be used except as extra states to prevent D/A "overflow."

### 3.22 Typical Bit Design

The switched-input-resistor decoder operates on the same principle as an analog computer summing amplifier; that is, the basic input-output relationship that applies is:

$$
\begin{equation*}
\frac{e_{o}}{e_{i}}=\frac{-R_{f}}{R_{i}} \tag{1}
\end{equation*}
$$

where $e_{i}$ and $e_{o}$ are the input and output voltages respectively and $R_{f}$ and $R_{i}$ are the feedback and input resistors. This equation assumes the operational amplifier has infinite gain.

Fig. 14a. shows the arrangement for one bit of the de-

(a)

(b)

FIG. 14 TYPICAE DECODER STAGE
coder. With the switch open, the output voltage is:

$$
\begin{equation*}
e_{o}=E \frac{R_{f}}{R_{i}} \text { [ volts] } \tag{2}
\end{equation*}
$$

This condition corresponds to the bit being "on", ie., the binary digit for this particular bit position is a 1 . If the switch is closed, the effective input voltage will be zero (ground); hence the output voltage must also be zero.

There are many advantages in using this circuit. The problem is to obtain a simple decoder that will switch high analog voltages with reasonable speed when actuated by low level digital voltages. The solution is as shown in Fig. 14b. One requirement for accurate D/A conversion, a stable, well-regulated reference voltage, was met by utilizing one of the GEDA's 200 volt reference supplies. Compatibility with the Synthesizer outputs was insured by using a medium speed transistor $\left(Q_{1}\right)$, similar to those used in Synthesizer logic cards, for the transistor switch. The 2N1309 was chosen because of its high beta (80-150), low leakage current ( $6 \mu \mathrm{a}$ ), relatively high maximum collector voltages ( -30 v .), and low collector to emitter saturation voltage (-0.1v). $\beta$ was chosen such that the voltage at point " $c$ " of the voltage divider formed by resistors ( $1-\beta$ ) $R_{i}$
and $\beta R_{i}$ never exceeds the maximum allowable collector voltage for transistor $Q_{1}$. One GEDA amplifier was used to effectively sum and amplify the weighted digital inputs. Resistors $R_{1}$ and $R_{2}$ were chosen so that with -12 volts applied to point "a", $Q_{1}$ is well into saturation, and the collector very close to ground. Also, with point "a" at ground, the base of $Q_{1}$ is biased positively with respect to the emitter to reduce the collector leakage current and make the transistor closely resemble an open switch. It is not necessary that $Q_{1}$ have either zero or infinite collector-to-emitter impedance, but only that the collector current be switched between two stable values. If, however, the two states chosen are cutoff and saturation, variations in collector current due to gain and temperature variations will be minimized.

### 3.23 Actual Bit Design

The equation describing the input-output relationshipfor the $D / A$ converter is:

$$
\begin{equation*}
e_{o}=-E R_{f}\left\{\frac{a_{0}}{R_{0}}+\frac{a_{1}}{R_{1}}+\cdots \cdot \frac{a_{n}}{R_{n}}\right\} \tag{3}
\end{equation*}
$$

where $a_{0}, a_{1}, \cdots-a_{n}$ are binary weights 0 or 1 , which indicate the presence or absence of a particular bit, and where $R_{o}, R_{1}, \cdots-R_{n}$
are a series of binary weighted resistors. For an eight-bit converter, equation (4) becomes:

$$
\begin{equation*}
e_{o}=-E R_{f}\left\{\frac{a_{0}}{128 R_{i}}+\frac{a_{1}}{64 R_{i}}+\frac{a_{2}}{32 R_{i}}+\ldots \frac{a_{7}}{R_{i}}\right\} \tag{4}
\end{equation*}
$$

$E$ is specified as -200 v.d.c. from the GEDA reference supply. With all bits "on", the total resistance seen by the -200 volt supply to ground is $\frac{128}{255} R \sim \frac{R}{\sim}$. Total current drain from the -200 supply was desired to be less than 5 ma , the refore the minimum value for $R$ is 80 K ohms. This requires that the largest input resistance, 128 R , be 10.24 megohms.
$\beta$ (max.) was chosen as 0.1 , which limits the voltage at points " c " (Fig. 14b.) to -20 volts when $Q_{1}$ is cut off. This is well within the maximum allowable collector-to-emitter voltage for a 2N1309 (-30 v.d.c.).

To avoid using very expensive low tolerance input resistors, $\beta R_{i}$ resistors are wire wound variable resistors and ( $1-\beta$ ) $R_{i}$ are $1 \%$ deposited carbon fixed resistors. The $1 \%$ tolerance assures that the fixed resistances will not differ enough from nominal values to cause difficulty when trimming up the bits with the variable resistors. The nominal total input resistance values were finally selected as $75 \mathrm{~K}, 150 \mathrm{~K}, 300 \mathrm{~K}, 600 \mathrm{~K}, 1.2 \mathrm{M}, 2.4 \mathrm{M}, 4.8 \mathrm{M}$, and 9.6 M
ohms, most significant through least significant bit respectively.

## 3. 24 Detailed Converter Diagram

Fig. 15 is the circuit diagram for the actual D/A converter. The ideal desired operation can be described by noting the most significant bit (marked ' 128 ' ') in Fig. 15. When this bit is ' 1 " (on), the transistor is cut off and a current flows to the input of the operational amplifier produced by the -200 volt supply voltage impressed across the 68.1 K resistor and 10 K pot combination. The operational amplifier thus produces an output voltage proportional to the current flowing into its input. When the first bit is off, the transistor is conducting in saturation and its collector is at ground. Therefore no grrent flows through the 10 K pot into the operational amplifier and its output voltage is zero. Actual operation may differ from the ideal because a) the transistor cannot be completely cut off, and b) a finite collectpr-to-emitter voltexists when the transistor is turned full "on". A discussion of the errors incurred because of these two reasons will be found in Chapter 4.

Note in Fig. 15 that a +200 volt bias is included. The bias resistance is made equal to the resistance of bit eight so that when only bit eight is "on", the positive bias current cancels the

FIG. 15 - DIGITAL-TO-ANALOG CONVERTER
negative bit current and the operational amplifier output is zero.
The operational amplifier feedback resistor, $R_{f}$, in Fig. 15, is a plug-in variable decade resistor which is supplied with the GEDA. As indicated previously, for a quanta size of one volt, $R_{f}$ must be adjusted to approximately 48 K , depending upon the actual bit resistor values.

### 3.3 A/D Converter Design

The synchronous balance A/D converter consists of three basic sections; bidirectional counter, D/A converter and summing amplifier, and comparator. An overall system description will be given and the design of each section then explained.

### 3.31 Input/Output Diagram

The A/D converter must provide two separate outputs; one incremental and one absolute. Fig. 16 shows the input/output relationships for the converter, both incremental and absolute.

Fig. 16 (a) indicates that when the analog input voltage is zero, the encoder output is 10000000 . This number appears both on binary output lines as 0 or -12 volt levels and on a row of display lights where an "on" light indicates a "l", off indicates a zero. Both


FIG. 16a - ANALOG-TO-DIGITAL CONVERTER INPUT-OUTPUT DIAGRAM
the complement and asserted form of the number are available. Note that the digital output changes when the analog input voltage takes on integer values. This arrangement is arbitrary, and the actual converter can be altered so that changes occur at one-half volt points (ie., $-0.5,0.5,1.5,2.5$, etc.) if so desired.

Fig. 16 (b) shows how incremental (pulse) outputs occur for a typical analog input voltage variation. Two optput terminals are provided; one for " + " and one of "-" incremental pulses, of -12 volt amplitude and $15 \mu$ sec. duration. A pulse is emitted from the " + " incremental output terminal each time the analog input voltage assumes an integer value and is increasing positively. Similarly a "-" pulse is emitted whenever the analog input voltage passes a "quanta line" (integer voltage value) increasing negatively.

## 3. 32 Complete System Operation

The overall A/D converter is shown in block diagram form in Fig. 17. This diagram is an elaboration of Fig. 12, which showed the basic synchronous continuous balance encoder. The converter consists of an eight bit binary bidirectional counter, a pair of Schmitt triggers for level sensing, a D/A converter of the type previously discussed, and provisions for a lighted display, a synch.


FIG. 16b - ANALOG-TO-DIGITAL CONVERTER OUTPUT DIAGRAM

FiG. 17 a/d Converter - block diagram
output, absolute outputs and incremental outputs. Overall system operation can be best understood by referring to the timing diagram of Fig. 18 and the block diagram of Fig. 17.

A typical triangular-wave analog input voltage is shown, going from 0 v . to +3.5 v . and back to 0 v . Quanta size is 1.0 volt, as indicated in Fig. 16. The D/A converter and summing point ame plifier is biased such that when the analog input voltage is zero, the counter contains 10000000 and the amplifier output is +20 volts. The analog input is amplfied and inverted by the summing amplifier so that a 1.0 v . change at the input appears as a -40.0 v . change at the output. The two Schmitt triggers serve as a comparator, producing - 12 to 0 volt level changes whenever the amplifier output exceeds $\pm 20.0$ volts. Thus the two triggers combined have the characteristics of a dead zone relay. The $A / D$ clock is a free running multivibrator, alternately producing "up count" and "down count" pulses which are gated into the counter by the trigger outputs.

The A/D converter's operation will now be examined for the given triangular-wave input. As the analog input passeszero volts, the "up" trigger flips from -12 to $0 v$., the reby allowing an "up" pulse to count the counter up by one. As the analog input goes


FIG. 18 - TIMING DIAGRAM - IDEAL A/D CONVERTER
from 0 to +1.0 volt, the amplifier output is going from +20 v . to -20 v . When it reaches -20 v ., the "up" trigger changes state once again, but the counter is not counted up until the next A/D clock transition, $\tau_{1} \mu \mathrm{sec}$. later. Note that limiters hold the amplifier output at -25 v . during this delay period so that the triggers aren't overdriven. After the clock counts the counter up, the change in counter state is sensed by the D/A converter, which adds a voltage increment (40 volts) to that appearing at the amplifier output. Thus the amplifier output rises past -20 v . towards ground (to about +6 v . in this case) and resets the "up" trigger. This same action is repeated again as the analog voltage goes to +3.5 v . and back to 0 v . The digital output can be taken as the state of the counter ( $0 \mathrm{v} .=10000000$ ) or as "+" and "-" pulses. Note that these pulses can onlyoccur at clock transitions and therefore the converter input-output relationship is not precisely that as shown in Fig. 16(b). The example given for the timing diagram is typical of the case when the $A / D$ clock frequency is low compared to the slope of the analog input. For furthex discussion of this problem, see Chapter 4. Fig. 18 does not truly describe the actual converter because:

1) Finite rise time of the summing amplifier has been neglected.
2) Limitersare assumed to be ideal.
3) All signals a re assumed to be noise free.
4) Each count, when fed back, is assumed to cause an exact 40 volt change in the summing amplifier output.

Actual converter operation, including the above effects, will be examined in Chapter 4.

## 3. 33 Design of D/A Converter-Summing Point Subsystem

This portion of the A/D converter is quite similar to the D/A converter discussed in sections 3.2-3.24 with a few modifications. Fig. 19 shows the actual D/A and summing point assembly. The D/A is driven from the reset outputs of the bidirectional counter flip-flops.

The GEDA operational amplifier is connected into the circuit by use of patchcords between amplifer input and output and the appropriately marked jacks on the front of the converter. All A/D converter adjustment pots are located on the back panel of the unit. They include pots for bias adjustment, analog input weighting (for minor quanta size variation), operational amplifier feedback resistance (for hysteresis adjustment), and eight pots for $D / A$ bit adjustment. The circuit for limiting the GEDA amplifier output is

FIG. 19-8 BIT D/A FOR A/D CONVERTER
a standard diode limiter circuit and provides limit voltages of about $\pm 25$ volts. ${ }^{8}$

Since a one count counter change should vary the amplifier output voltage by 40 volts, and the bit resistance for the least significant bit is nominally $9.6 \mathrm{M} \Omega$; the feedback resistance can be calculated as:

$$
\begin{aligned}
e_{o}= & -e_{i} \frac{R_{f}}{R_{i}} \\
= & -(-200 \mathrm{v} \cdot) \frac{R_{f}}{9.6 \mathrm{M} \Omega}=40 \mathrm{v} \\
& \cdot \ddots R_{f}=1.92 \mathrm{M} \Omega \text { nominal. }
\end{aligned}
$$

Now that $R_{f}$ is specified, $R_{a}$, the analog input resistance can be specified, since for a one volt analog input change the amplifier output must change by 40 volts.

$$
\frac{e_{o}}{{\underset{亏}{e}}_{i}}=\frac{-R_{f}}{R_{i}}=\frac{40 v i}{1 v .}=\frac{1.92 \mathrm{M} \Omega}{R_{i}} ;
$$

Therefore, $R_{i}=48 \mathrm{~K}$ nominal. The bias resistance, $R_{b}$, was chosen equal to the resistance of the most significant bit resistance ( 75 K nominal) since both are tied to reference voltages of equal magnitude but opposite polarity ( $\pm 200 \mathrm{v}$, ).

### 3.34 The Comparator

Choice of the analog comparator was based on the fol-
lowing criteria.

1) Rapidly changing digital output signals ( 0 to -12 v .) must be produced whenever the analog input is greater than a positive reference voltage or less than a negative reference voltage.
2) The detection levels must be sufficiently high so that maximum accuracy and repeatability can be obtained from the GEDA amplifier.
3) The signals indicating positive and negative equality must appear on separate output lines.

Transistorized Schmitt trigger circuits were chosen
as the level detection (comparison) means because of their compatibility with Synthesizer logic, good constant-temperature stability, and high speed. Two triggers are used, one changing state when the input reaches some negative reference voltage, and the other doing the same for positively going voltages.

As a compromise, plus and minus 20 volts were selectied as the trigger levels, high enough to prevent noise or voltage spikes from causing false outputs and low enough so that the GEDA summing amplifier being used doesn't swing over its entire operating range, the reby reducing bandwidth. (Due to non-linearities, amplifier bandwidth is lower for large output swings.)

The twin trigger circuits are shown in Fig. 20. The

FIG. 20 - COMPARATOR SCHEMATIC


FIG. 21 - COMPARATOR OUTPUTS
ciarcuits are complementary, being identical except for the type of transistor used (PNP or NPN). An inverter is used on the "up" trigger output so that both triggers, when activated, produce output levels of zero volts, which are correct for gating pulses into the bidirectional counter.

The normal -12 v . logic supply voltage $( \pm 5 \%)$ was not accurate enough for the Schmitt trigger negative supply. Therefore, a Zener diode was used to regulate $V_{c c}$ to $-1 l v ., \pm 1 \%$. Regulation against load current variations is not critical, because just before either trigger trips, both $Q_{2}$ 's are always on, and the current drain from the - 11 v . supply is constant.
3.35 Bidirectional Counter and Logic

Fig. 22 shows the bidirectional counter, clock, input gating, and pulse output gating. The ope ration of this sub-system is quite straight forward, but will be explained briefly.

Count pulse gource (A/D clock) is the 10 KC . free runrting multivibrator (FRMV) (5). (Numbers are those on Fig. 22 and refer to logic card locations.) The counter is composed of four Type 302 two bit binary bidirectional counter cards. Being asynchronous, the counter is quite simple and requires only 24 transis-
To Light Drivers and TOTAL QUANTA Switch Deck No. 1

tors. FRMV (5) alternately enables (sets at 0 v .) the up enable and down enable lines. Also, suitable -12 v . to 0 v . transitions are prom duced on the pulse input lines ( $M$ and $P$ ) of Type 308 multi-input gated pulse generator (MIGPG) (6). Up count pulses will occur whenever FRMV (5) produces $-12 v$. to $0 v$. transitions on multirinput GPG (6) line $M$ and GPG (6) line $L$ is held at 0 v . by the up output of the comparator. Similarly, the counter will be counted down when positive going transistions appear at MIGPG (6) line $P$ with MIGPG (6) line $N$ enabled by the comparator's downicount output. Thus, counter transitions occur only at A/D clock transistions, and the clock frequency is such that a worst-case counter carry propagation can be completed within one-half clock period.

The pulse output gating (Fig. 23) permits the detection of up and down counter transitions at any bit position (flip-flop). The procedure for quanta size variation is simply to trigger " + " or "-" pulse output gated pulse generators from lesser or more significant counter bits. For example, if the finest quantization is desired (lv. per quanta), counter input pulses from MIGPG (6) line S are switched to the pulse inputs of GPG's (4), lines $F$ and K, GPG (4) enable lines, $E$ and $J$, are permanently connected to counter up
MIGPG $^{\#}{ }_{6}$
A/D COUNTER
OUTPUTS OUT

FIGURE 23 A/D CONVERTER PULSE OUTPUT LOGIC

All counter flip-flop outputs (set and reset) are brought out to the front panel in a single connector labeled ABSOLUTE OUT. Also FRMV (5) line D is brought out in front as the SYNC output. Use of the connections is made when constructing an absolute control system. Refer to Chapter 5 for further explanation.

### 3.4 Pulse Data System

The main use for the $D / A$ and $A / D$ converters designed is in the investigation of the dynamics of discrete (digital) control systems One of the simplest types of digital control systems to implement is the pulse-data or incremental system (Fig. 2). Although simple, it produces many difficult problems in the area of transient and steady state analysis with regard to stability, quanta size, input type and amplitude, noise, drift, and nonlinearities in the continuous (analog) portions. Thus there is still much to be learned about pulse-data type systems, and more design techniques for such systems need to be developed. It was therefore decided to include the digital hardware for one pulse-data loop (counter and anticoincidence circuit) with the A/D - D/A package.

### 3.41 Error Counter and Anticoincidence Circuit

Fig. 24 shows the pulse-data system logic. A four bit
enable and down enable lines so that a " + " (up) transition can be differentiated from a "-" (down) transition. If coarser quantization is desired, say 8 v . per quanta, the TOTAL QUANTA switch on the front panel is turned to 32 which will connect the outputs of the third counter flip-flop, $P_{8}$ and $N_{8}$, to pulse output GPG's (4). Now, only every eighth pulse (of the same polarity) at MIGPG (6) line $S$ will effectively appear at the front panel PULSE OUTPUTterminals ("+" or "-" as the case may be).

Additional counter output connections are also noted on Fig. 22 and Fig. 17. The counter state is displayed on eight front panel lights connected through light drivers to the counter "set" outputs (lines S and P). One exception is that "set" and "reset" designations on the most significant flip-flop are interchanged ( $\mathrm{R}_{10}$ and $S_{10}$ ). This is done because when all flip-flops are reset by the manual RESET button provided, the desired counter setting (corresponding to an analog input of zero volts) is 10000000 . The "reset" sides of all flip-flops ( $N$ or $R$, except as just noted) are connected to the corresponding D/A converter inputs. This is because the zero volt level present at the "reset" side of a "set" flip-flop is correct for causing the corresponding D/A bit to turn on.

binary bidirectional counter, composed of two Type : 302 two bit BDC cards, is used as the error counter. Maximum system error is then limited to +7 or -8 quanta, which is sufficient for almostany system.

Flip-flop (16) receives up and down count pulses from the anticoincidence circuit outputs, NOR 2 gates (15), lines D and K, and controls the counter direction. MIGPG (6) (output K) delays the input pulses so that count pulses don't enter the counter until the appropriate enable lines have been enabled.

The anticoincidence circuit is of a standard design and serves to prevent simultaneous or nearly simultaneous feedback or reference pulses from causing loss of a pulse. Its operation can be best understood with the aid of timing diagram of Fig. 25. Anticoincidence clock (FRMV (21)) causes reset pulses to be sent to flip-flops (2), (13), (1), and (12) successively through pulse frequency dividing flip-flops (11) and (22). If a random pulse occurs on the " + " reference input (see Fig. 25), flip-flop (2) will be set. At the next clock time at which a -12 v . to zero transition occurs on frequency divider flip-flop (11), line F-D, flip-flop (2) will be reset. A -12 v . to 0 v . transition on flip-flop (2).line D causes a negative


FIG. 25 - ANTICOINCIDENCE CIRCUIT TIMING DIAGRAM
pulse to be emitted from GPG (14), line $D$, and subsequently the counter is counted up by one.

Simultaneous occurrence of a reset and set pulse on, for instance, flip-flop (2), resulting in a lost pulse, is not a problem. This is because flip-flops (1), (2), (12) and (13) are basically $J-K$ types, thus they will change state upon simultaneous set and reset pulses. The next clock pulse will then reset the flip-flop as desired.

Near coincident set and reset pulses on flip-flops (1), (2), (12), or (13) could conceivably result in the production of "stiver" pulses, whose widths are too narrow or heights too low to properly trigger the gated pulse generators. This does not present a problem because of the manner of attachment of the reset side steering gates' Henabling" resistors. The resistor is tied to the reset output, which is at -12 v . when the flip-flop is reset, thereby disabling the steering gate. In order for the steering gate to pass a pulse, its resistor must have been at ground potential for approximately $2 \mu \mathrm{sec}$. , determined by the RC combination of the gate.

This means that the set side must be at -12 v . for at least $2 \mu \mathrm{sec}$. before a reset pulse is allowed to change it back to Ov. Proper op-
eration is thus assured, because a $2 \mu \mathrm{sec}$. pulse is sufficientlywide to trip a GPG. Note that set side steering gate resistors of flipflops (1), (2), (12) and (13) are permanently grounded, thereby avoiding any steering gate delay and allowing faster operation. Also, the anticoincidence clock frequency must be more than twice as fast as the maximum reference or feedback pulse frequencies to insure that two input pulses never occur on the same line before a resetting clock pulse can occur.

### 3.5 Summary

The A/D converter, D/A converter, and pulse data system just discussed has been designed with primary attention to Iow cost, simplicity, flexibility and reliability. Some of the advantages and disadvantages can now be noted before discussion of actual performance data and use in problem simulation.

The two D/A converters are both of the weighted resistor type. This permitted use of less expensive higher tole rance resistors than would have been required had a ladder type decoder been used. The numerous adjustable resistors required, however, pose a real problem in "tuning" the converters for the desired accuracy.

Use was made of both the GEDA $\pm 200 \mathrm{v}$. regulated d.c. power supplies and commutator stabilized operational amplifiers, thereby saving on an added regulated power supply and practically eliminating any drift introduced in amplification. Of course, the unit, as designed, is pretty much limited to use with the GEDA, although any similar $\pm 100 \mathrm{v}$. analog computer will do, provided $\pm 200 \mathrm{v}$. regulated supplies are available.

The A/D converter simulates either a shaft position encoder or a quantizer. A slight sampling is present, however, but will be shown to be negligible at normal GEDA operating frequencies. Care must also be taken when using it in the absolute mode to avoid the ambiguity problem present at counter transitions. The sample problem in Chapter 5 will show how the ambiguity problem can be overcome through proper synchronization.

A/D bandwidth will be shown to be primarily a function of operational amplifier bandwidth, and thus is adequate considering the required bandwidth of typical systems to be simulated. That is, a higher bandwidth would not be of any particular advantage.

The adjustable bias adjustment and feedback gain adjustment for the A/D permit addition of hysteresis or shifting of
the zero point. Depending upon the accuracy of the $A / D^{\prime} s$ omit $D / A$ adjustment, the $A / D$ may have to have as much as $20 \%$ of one quanta hysteresis to avoidiundue noise. Such hysteresis is not uncommon to actual encoders, however. All of the above mentioned characteristics will be covered in more detail in Chapter 4 and 5 as the encoder and system operation are discussed.

## CHAPTER 4

## ENCODER AND DECODER PE RFORMANCE

## ANALYSIS AND EVALUATION

### 4.0 Introduction

In this chapter, a few definitions are first made, making it possible to adequately describe $A / D$ and $D / A$ errors. Next, analyses of $D / A$ and $A / D$ errors are conducted so that maximum converter errors can be predicted and theoretical error bounds established. Finally, actual operating data is compared to predicted values of converter error.

### 4.1 A/D and D/A Performance Parameters

The $A / D$ and D/A are designed primarily for use in simulating digital control systems where one is interested in the effect of quanta size (among other things) on stability. This emphasis on quanta size and quanta (switching) line placement lead to error definitions based not on the analog input or output but on error as a percent of one quanta. The following list serves to establish a guideline in judging the performance of the $A / D$ and $D / A$. 10
(A) Static Error: This is defined as the error (in percent of one quanta) between the digital input/output number and the measured static analog output/input voltage. For the designed $A / D$, the "static analog input voltage" is the value of a very slowly positively going analog signal when the digital out-
put just changes (see Figure 16a). Thus A/D static accuracy can be made only at quanta lines.
(B) Monotonicity: This is defined as the variation of quanta size from the nominal value (one volt minimum in the designed $A / D$ and $D / A)$. Monotonicity is a measure of the variation in the incremental slope of a converter's input/output relationship, and it is most important that monotonicity be good for accuracy in digital control system stability investigations.
(C) Quantization Uncertainty: This is a measure of the finite width of a quanta line. Due to noise and hysteresis, a band of uncertainty will always surround the quanta lines.
(D) Zero Offset: This is the deviation of the ouput from the desired zero reading when the input is zero. Zero offset is adjusted with the bias control.
(E) Drift: This a measure of permanent changes in the zero offset over a long period of time, excluding variations due to ambient temperature fluctuation.
(F) Dynamic Error: All the previous definitions deal with error occurring when the input is fixed for slowly changing). Dynamic error is the error incurred when the input is changing at a specified rate. Causes can be sampling or presence of time lags in the converter. Input rate of change is always specified when giving a dynamic error figure.

One term not mentioned above is absolute accuracy. Absolute accuracy implies static accuracy referred to some recognized absolute standard. Absolute accuracy will not be used in describing the designed $A / D$ or $D / A$, because only accuracy with respect to the
"local" standards, which are the GEDA reference voltages, is important for our purposes. It is this accuracy which determines the overall problem simulation accuracy.

### 4.2 D/A Converter Error Analysis

The D/A converter, in addition to being used in a servosystem forward loop to convert the digital error signal, appears a. part of the designed $A / D$ converter. For this reason, an error analysis applicable to both types will be made first.

### 4.21 D/A Converter Static Error

The static equation describing the ideal converter and summing amplifier is:

$$
\begin{equation*}
v_{e}=\left[\sum_{i=1} a_{i}\left(e_{\text {on }}\right)_{i}+\bar{a}_{i}\left(e_{o f f}\right)_{i}\right]-V_{b} \tag{5}
\end{equation*}
$$

where:
$V_{e}=D / A$ (summing amplifier) outpuit valtage.
$a_{i}=$ Binary weight, 1 or 0 , for the $i^{\prime}$ th bit. 1 indicates the bit is "on", 0 indicates "off".
$\bar{a}_{i}=$ Complement of $a_{i}(\overline{0}=1, \overline{1}=0)$.
$\left(e_{\text {on }}\right)_{i}=$ Voltage contribution of itth converter bit $\left(a_{i}=1\right)_{i}$ to $V_{e} \cdot\left(\left(e_{o n}\right)_{i}\right.$ are weighted by a factor of $\left.{ }^{i} 2^{i}\right)$.
$\left(e_{o f f}\right)_{i}=$ Voltage contribution of $i^{\text {fth }}$ converter bit $\left(a_{i}=0\right)$ to $V_{e}$.
$V_{b}=D . C$ bias component of $V_{e}$.
$\mathrm{n}=$ Number of converter bits.
Ideally, $\mathrm{V}_{\mathrm{e}}$ is accurately determined once the digital input (the set of $a_{i}$ ) is specified. In actuality, errors in circuit adjustment and random voltage variation will cause $\mathrm{V}_{\mathrm{e}}$ to differ from the ideal. Therefore, an analysis will now be made in order to predict the maximum variation of $V_{e}$ from desired values.

In the static error analysis, errors introduced by reference and logic supply voltages are assumed negligible. Bit resistance changes with temperature are also neglected because am. bient temperature changes are small and all bit resistors are oversized to prevent self-heating. The three main error sources considered, which cause $\left(e_{o n}\right)_{i}$, $\left(e_{o f f}\right)_{i}$, and $V_{b}$ to vary, are:

1) Bit resistor adjusting tole rance.
2) "Off" transistor switch leakage current variation with temperature.
3) "On" transistor switch saturation voltage variation with temperature.

These three error sources will first be examined and then the maximum error in D/A output will be found.

### 4.22 Bit Adjusting Errors

Bit adjusting errors are dependent upon the resolution of the bit adjusting potentiometers. Finite potentiometer wire width limits the exactness to which any bit resistance can be set. The error incurred for one bit, expressed as an error component in the summing amplifier output is:

$$
\begin{equation*}
\left(\Delta V_{e_{i}}\right)_{a d j}=\psi\left[\left(e_{o n}\right)_{i}-\left(e_{o f f}\right)_{i}\right] \tag{6}
\end{equation*}
$$

where $\psi$ is the ratio of the smallest resistance change which may be made in a bit adjusting pot to the total bit resistance.

### 4.23 Transistor Switch Leakage Current

Figure 26 shows a typical D/A converter bit, total bit resistance $R_{i}$, plus the summing amplifier. Transistor $Q_{i}$ should ideally behave as an open switch (collector-to-emitter) when this bit is to contribute to summing amplifier output $V_{e}$. This is not possible in practice due to the collector leakage current. The baseemitter junction of $Q_{i}$ is given a slight reverse bias, thereby limiting collector current to slightly less than $I_{\mathrm{CBO}}$ (collector leakage current with emitter open and collector-emitter junction reverse biased). ${ }^{11}$


FIG. 26-TYPICAL D/A CONVERTER BIT

As a worst case, it is assumed that a collector current equal to $I_{C B O}$ will flow when $Q_{i}$ is cut off. Then a current summation can be made at the collector, giving:

$$
\begin{equation*}
\frac{E-V_{c_{i}}}{(1-\beta) R_{i}}={ }^{I_{C B O}}+\frac{V_{c_{i}}}{\beta R_{i}} \tag{7}
\end{equation*}
$$

(All currents and voltages will be taken as absolute magnitudes). Solving for collector voltage $\mathrm{V}_{\mathrm{c}_{\mathrm{i}}}$, we obtain:

$$
V_{c_{i}}=\beta\left[E-R_{i} I_{C B O}(1-\beta)\right]
$$

which is a negative voltage. The voltage produced at the summing amplifiex output due to this i'th bit, ( $e_{o n}$ ) ${ }_{i}$, is:

$$
\begin{equation*}
\left(e_{o n}\right)_{i}=\frac{R_{f} V_{c_{i}}}{\beta R_{i}}=\frac{R_{f} E}{\beta R_{i}}-R_{f} I_{C B O}(1-\beta) \tag{9}
\end{equation*}
$$

(Note that $\left(e_{o n}\right)_{i}$ does not refer to the case when transistor $Q_{i}$ is "on", but rather to $Q_{i}$ being "off" and the bit being "on"). The term $R_{f} I_{C B O}(1-\beta)$ in Equation (9) represents a d. c. bias component of $V_{e}$. This fact causes no error in $V_{e}$ since it is automatically taken into account when the D/A is adjusted. Error can occur, however, due to the temperature-sensitivity of
$\mathrm{I}_{\mathrm{CBO}}$, for $\mathrm{I}_{\mathrm{CBO}}$ increases with temperature. An increase in $\mathrm{I}_{\mathrm{CBO}}$ drives $V_{e}$ more positive. The change in ( $\left.e_{o n}\right)_{i}$ due to changes in ${ }^{\mathrm{I}} \mathrm{CBO}^{\text {can be found as: }}$

$$
\begin{align*}
\left(\Delta V_{e_{i}}\right)_{\text {leak. }} & =\frac{\partial\left({ }^{e} \text { on }\right)_{i}}{\partial I_{\text {CBO }}} \Delta I_{\text {CBO }}  \tag{10}\\
& =R_{f}(1-\beta) \Delta I_{C B O} \tag{11}
\end{align*}
$$

Equation (11) indicates that an "off" transistor leakage current change produces a change in output voltage that is the same for each bit. Thus for an $n$ bit converter, the maximum total output change due to leakage is:

$$
\begin{equation*}
\left[\left(\Delta \mathrm{V}_{\text {ei }}\right)_{\text {leak. }}\right]_{\text {max. }}=\mathrm{nk}_{\mathrm{f}}(1-\beta) \Delta \mathrm{I}_{\mathrm{CBO}} \tag{12}
\end{equation*}
$$

where, $m=$ number of "on" bits ( $\leq n$ ) and all $\beta^{\prime}$ 's are assumed equal.

### 4.24 Transistor Switch Saturation Voltage

The "on" transistor switch varies from the ideal closed switch model in that an appreciable collector-to-emitter voltage exists for an "on" (saturated) transistor. This saturation voltage is temperature sensitive and thus may vary and cause converter errors. The equation describing the i'th "on" transistor switch
is:

$$
\begin{equation*}
\left(e_{o f f}\right)_{i}=V_{c_{i}} \frac{R_{f}}{\beta R_{i}} \tag{13}
\end{equation*}
$$

$V_{c_{i}}$ is now the transistor collector-to-emitter saturation voltage $\left(V_{c_{e}}(\right.$ sat. $\left.)\right)$. A change in $V_{c_{i}}$ will produce a change in $\left(e_{o f f}\right)_{i}$ of:

$$
\begin{equation*}
\left(\Delta v_{e_{i}}\right) \quad=\Delta v_{c_{i}} \frac{R_{f}}{\beta R_{i}} \tag{14}
\end{equation*}
$$

Because collector-to-emitter saturation voltage increases negatively (for PNP transistors) as temperature increases, ( $\left.e_{\text {off }}\right)_{i}$ will correspondingly go more positive. Note that the error voltage introduced by a bit is inversely proportional to the bit resistance. Assuming the change in saturation voltage, $\Delta \mathrm{V}_{\mathrm{c}_{\mathrm{i}}}$, is the same for each bit, the most significant bit will cause the largest error voltage to appear at the summing amplifier output.

### 4.3 A/D Converter Error Analysis

The first thing to be noted about $A / D$ accuracy is that statically, its accuracy is dependent directly on the accuracy of its D/A converter. The $A / D^{\prime} s D / A$ is essentially the same as the other D/A, except that the summing amplifier gain is much higher. However, statically, the $A / D^{\prime} s$ accuracy depends upon two other
factors; the trigger level settings and the summing amplifier gain. The effect of the se parameters and how they influence A/D hysteresis is discussed next.

### 4.31 A/D Static Accuracy

Figure 27 is a time plot of the $A / D$ summing amplifie $r$ output (the A/D "error" signal) for a very slowly changing analog input. With the aid of this diagram, an attempt will be made to show the effects of errors in trigger level and summing amplifier gain settings on static and dynamic performance. The main assumptions made are that $A / D$ clock frequency (cps) is much higherthan the siope (quanta/sec.) of the analog input voltage and that the D/A is ideal (no error).

Summing amplifer output is shown in Figure 27 for five typical cases of $A / D$ mis-adjustment. For the actual converter, de sired comparator levels $\left( \pm \mathrm{V}_{\mathrm{T}}\right)$ are $\pm 20 \mathrm{v}$. Quanta lines occur at integer voltages, hence $Q$ is an integer. The five cases can be explained as follows:

Case I is the way the summing amplifier output should appear for perfect comparator $\left( \pm V_{T}\right)$ and amplifier gain $\left(R_{f}\right)$ adjustment.

Case II shows both triggers adjusted to trigger high by $\delta$


FIG. 27 - A/D SUMMING AMPLIFIER OUTPUTS
volts (absolute magnitudes).
Case III shows both comparator levels adjusted low by $\delta$ volts. Case IV shows amplifier gain ( $R_{f}$ ) adjusted high so that the voltage increment fed back due to a one count change in the $A / D$ counter is $2\left(V_{T}+\delta\right)$.

Case V shows amplifier gain adjusted low so that a one count change feeds back ${ }^{2} \mathrm{~V}_{\mathrm{T}}+\delta$ volts.

Although the above cases are typical examples of $A / D$ misalignment, actual converter error will be caused by a combination of the cases shown. The first step will be to explain what happens in each case, and then the resultant errors will be analyzed:

Assuming exact $\mathrm{D} / \mathrm{A}$ adjustment, most significant bit resistance $R$, and least significant bit resistance 128 R , the amplifier feedback resistance for the eight bit oonverter $\left(R_{f}\right)$ must be such that:

$$
\begin{equation*}
\frac{E R_{f}}{128 R}=2 V_{T} \tag{15}
\end{equation*}
$$

or

$$
\begin{equation*}
R_{f}=\frac{256 V_{T} R}{E} \tag{16}
\end{equation*}
$$

Also, for correct input scaling, the analog input resistor, $R_{a}$, must be sized so that:

$$
\begin{equation*}
\frac{E R_{f}}{128 R}=Q \frac{R_{f}}{R_{a}} \tag{17.}
\end{equation*}
$$

or

$$
\begin{equation*}
R_{a}=128 Q \frac{R}{E} \tag{18}
\end{equation*}
$$

where $Q$ is the quanta size (in volts). If $R_{a}$ and $R_{f}$ are adjusted exactly according to Equations (16) and (18) and + and - trigger levels $\left( \pm \mathrm{V}_{\mathrm{T}}\right)$ are equal, the amplifier output will be as shown in Case I. Each positive going discontinuity corresponds to a "+" pulse being emitted on the incremental output and a negative going discontinuity indicates occurrence of a "-" output pulse.

If all adjustments are correct except for comparator level adjustments, summing amplifier outputs are as shown in Cases II and III. Case II shows a converter with hysteresis. The amount of hysteresis is given by:

$$
\begin{equation*}
\text { Hysteresis }=\frac{\delta}{\mathrm{V}_{\mathrm{T}}} \tag{19}
\end{equation*}
$$

Case III is characterized by oscillation bands (shaded areas) about the quanta lines. In Case III, comparator levels are set too low. Case IV is essentially the same, except that now $\mathbf{R}_{f}$ (amplifier gain) is too large. In either case, such oscillations are
undesirable, both because they put undue frequency demands on the digital system portions which must accept the A/D output and because accuracy at a quanta line is decreased.

Case $V$ is the proper amplifier output for an actual converter. Since it is impossible to obtain Case I in practice, $\mathbf{R}_{\mathbf{f}}$ (amplifier gain) is purposely decreased, causing hysteresis to be added to the converter equal to:

$$
\begin{equation*}
\text { Hysteresis }=\frac{\delta}{2 \mathrm{~V}_{\mathrm{T}}} \quad \text { (Quanta) } \tag{20}
\end{equation*}
$$

The relationship between $V_{T}, R, R_{f}, E$ and $\delta$ to insure a small amount ( $\delta / 2 \mathrm{~V}_{\mathrm{T}}$ ) of hysteresis is, for the designed eight bit converter:

$$
\begin{equation*}
\frac{E R_{f}}{128 R}=2 V_{T}-\delta \tag{21}
\end{equation*}
$$

which is a minor modification of Equation (15:). Solving for $\mathbf{R}_{\mathbf{f}}$, the amplifier feedback resistance:

$$
\begin{equation*}
R_{f}=\frac{128 R}{E}\left(2 V_{T}-\delta\right) \tag{27}
\end{equation*}
$$

Presence of hysteresis serves to prevent oscillation near quanta lines when the analog input contains an appreciable noise component. Hysteresis can be considered as an additional


#### Abstract

static error component and is the major cause of quantization uncertainty.


If trigger levels are not set a $\mathrm{V}_{\mathrm{T}}$ as desired, the overall effect is that of a bias (zero) level shift, which is easily corrected. Assume the negative level is set at $-V_{T}$, but that the positive level is set at $\mathrm{V}_{\mathrm{T}}{ }^{-}$. This misalignment can be compensated for by adjusting $R_{a}$, the analog input (scaling) resistance and changing the bias adjustment. After the trigger levels have been adjusted, the procedure is to ground the $A / D$ input and adjust the bias pot until the converter is on the verge of reading -1 quanta instead of zero. Then increase the A/D input to full scale ( 100 v .) and adjust $\mathrm{R}_{\mathrm{a}}$ so that just as the input passes 100 v ., the $A / D$ reading changes to 100. Thus, the trigger level "misadjustment" has been eliminated. In fact, it is realiy not imperative that the levels be $\pm \mathrm{V}_{\mathrm{T}}$, but only that their difference be about $2 \mathrm{~V}_{\mathrm{T}} \because \quad$ Then $\mathrm{R}_{\mathrm{a}}$ and bias adjustments can compensate for any remaining errors.

In conclusion, $A / D$ static error is primarily dependent upon D/A accuracy. In addition, some hysteresis must be present to stabilize operation when converting noisy inputs. Next, highspeed operation will be examined and bounds on conversion speed
obtained.

### 4.32 High Speed Operation

Due to the synchronous nature of A/D operation, a change in digital output occurs at a clock time, not at the exact instant the analog input passes a quanta line. The maximum delay which might be incurred in waiting for a clock pulse is termed the ape rature time Another factor influencing high speed performance is the bandwidth of the summing amplifier. These two effects will now be examined.

Figure 28 shows summing amplifier output and A/D clock output for a rapidly changing (ramp) input. When the analog input passes quanta line $Q+1, D$ seconds are required before the correct up count transistion occurs on the $A / D$ clock output and an up count is sent to the $A / D$ counter. Hence the digital output lags the input by $D$ seconds. Supposing $D$ is as large as possible (equal to $\tau_{A}$, the clock period), the maximum error incurred because of sampling, in terms of quanta is:

$$
\begin{equation*}
\epsilon_{s}=\tau_{A} m \text { (Quanta) } \tag{23}
\end{equation*}
$$

where $m$ is the maximum allowable input slope. Obviously, $\epsilon_{s}$ can be reduced by either speeding up the A/D clock or by reducing


FIG. 28 - A/D AMPLIFIER OUTPUT FOR RAPIDLY CHANGING INPUT
the maximum allowable input slope.
${ }_{s}$ can also be related to a sinusoidal input. Let the input be:

$$
\begin{equation*}
V_{a}=A \sin 2 \pi f t \tag{24}
\end{equation*}
$$

where: $\quad A=$ Half-amplitude (Quanta)

$$
f=c p s
$$

Then, $\quad \frac{d V_{a}}{d t}=$ Input slope $=2 \pi f A \cos 2 \pi f t$ (25)

Maximum slope occurs at $2 \pi f t= \pm n \pi$ and is equal to $2 \pi f A$ (quanta/sec.). Substituting this slope into Equation (24), $\epsilon_{s}$ can be expressed as:

$$
\begin{equation*}
\epsilon_{s}=2 \pi f A_{A} \quad \text { (Quanta) } \tag{26}
\end{equation*}
$$

In designing the $A / D$, clock frequency is made as high as possible. Clock frequency is limited by counter construction and the type of logic used. For the designed $A / D$, this frequency bound can be found as follows. Refer to Figure 22, the A/D counter schematic. Figure 29 is the A/D timing diagram for a rapidly changing positive going analog input. Assume the bidirectional counter is going through its "worst" positive transition, i.e., 0111111 to 10000000 , the one with the most carries. Six time delays


FIG. 29 - A/D TIMING DIAGRAM
encountered are shown in Figure 29. They are

$$
\begin{aligned}
& \tau_{\mathrm{A}}=\mathrm{A} / \mathrm{D} \text { clock period } \\
& \tau_{L}=\underset{\text { time }}{\text { Typical logic element transition delay }} \\
& \tau_{\mathrm{p}}=\text { MIGPG pulse width } \\
& \tau_{u}=\text { Delay in settling carry enable lines } \\
& \tau_{c}=\underset{\text { time }}{\text { Bidirectional counter carry propagation }} \\
& \text { time } \\
& \tau_{e}=\text { Summing amplifier rise time plus } D / A \\
& \text { converter settling time. }
\end{aligned}
$$

For the configuration of Figure 22, all but $\tau_{A}$ and $\tau_{\mathrm{P}}$ are fixed. $\tau_{p}$ is made greater than $\tau_{\mathbf{u}}$ to allow the up enable line to be fixed at $g$ round and the down enable line to be disabled. Once the se conditions are established, the MIGPG output goes back to ground and triggers the first counter flip-flop. Let $\tau_{\text {e (max.) }}$ be the maximum counter carry propagation time. The criteria for choosing $\tau_{A}$ is then:

$$
\begin{equation*}
\tau_{\mathrm{p}}+\tau_{\mathrm{c}(\text { max. })}+\tau_{\mathrm{L}}<\tau_{\mathrm{A}} / 2 \tag{27}
\end{equation*}
$$

If Equation (27) is not satisfied, counter carries won't have time to fully propagate on worst counter transitions, and loss of count can occur when an up pulse is followed $\tau_{A} / 2$ seconds later by a
down pulse.
The counter delay, $\tau_{L}$, can be measurably reduced by using a synchronous counter. This was not done in the designed A/D because it was felt the additional speed gained in using a synchronous counter wasn't worth the increased complexity and cost. $\tau_{u}$ could be decreased by driving up and down enable lines with oneshots. Both enable lines would be normally disabled, and $\tau_{u}$ would then be the time required to enable one line, not to simultaneously enable and disable both lines.

An additional factor that helps increase operating speed is the action of the $\pm 25 \mathrm{v}$. limiters (see Figure 28 and Eigure 29). Because the counter is asynchronous, false intermediate states oc. cur during transitions. When going from 01111111 to 10000000 for example, the counter actually takes on the state 00000000 as the carry propagates down the counter before the last flip-flop finally triggers and the counter settles at 10000000 . The D/A senses the se intermediate states, however, and initially $\mathrm{V}_{\mathrm{e}}$ goes the "wrong way" or as shown in Figure 29, more negative. If it weren't for the limiters, the summing amplifier, due to its high gain, would temporarily saturate. Saturation would cause spikes and oscillation in the
amplifier, output as it recovered from this temporary overload condition, the reby effectively increasing $\tau_{e}$ and reducing speed.

### 4.4 D/A Converter Performance Data

All measurements in analog-digital problem simulations will normally be in terms of quanta. For this reason, all enrors, whether for $D / A$ or $A / D$ are expressed as percent of one quanta. Percentage errors are then larger for small quanta size, so that choice of quanta size for a particular problem simulation is quite important.

For the $D / A$, smallest quanta size is 1 volt. It is now possible to predict for the designed converter the maximum static error caused by adjustment inaccuracies and variation of leakage current and saturation voltage with varying ambient temperature. On the basis of the following data, conclusions can be made as to the relative magnitudes of the error introduced by each of these factors.

1) Transistors: 2 N 1309
2) Ambient temperature variation: $68^{\circ} \mathrm{F}$. to $72^{\circ} \mathrm{F}$. Transistor data sheet givel for $\Delta T \div 4^{\circ} \mathrm{F}$
a) $\Delta \mathrm{I}_{\mathrm{CBO}}=0.2 \mu \mathrm{a}$

$$
\text { b) } \quad \Delta \mathrm{V}_{\mathrm{c}}(\text { Sat. })=0.6 \mathrm{mv}
$$

3) Assume $\boldsymbol{\beta}$ is 0.1 for each bit.
4) Potentiometer resolution was found to be one part per thousand for normal manual adjustment; since $\beta$ is 0.1 (pot resistance is 10 percent of total bit resistance), overall bit adjusting resolution $(\psi)$ is 0.01 percent.
5) Nominal resistance values are: $R_{f}=48 \mathrm{~K}$; bit resistances are $75 \mathrm{~K}, 150 \mathrm{~K}, 300 \mathrm{~K}, 600 \mathrm{~K}, 1.2 \mathrm{M}$, $2.4 \mathrm{M}, 4.8 \mathrm{M}$, and 9.6 M . Reference voltage ( E ) is -200 volts.

Errors caused by leakage current variation are greatest when the greatest number of ones appear on the D/A input. This occurs at 0111111 (-1 quanta). Error caused by each bit is $R_{f}(1-\beta) \Delta I_{C B O}=48 \mathrm{~K}(1-0.1)\left(0.2 \times 10^{-6}\right)=0.009$ volts. At Dlllllll, the error is $7 \times 0.009=.063 \mathrm{v}$., or 6.3 percent of one least quanta.

Bit adjusting error is maximum at maximum output $( \pm 100 \mathrm{v}$.$) . It is a straight 0.01$ percent, 0.01 v ., or 1 percent of one quanta. This assumes, however, that all bit errors are cumulative. In the normal adjusting procedure, bits are adjusted so that some errors cancel each other. Thus it is safe to assume that the worst error is less than l percent.

Saturation voltage variations can account for an error of: $\quad \Delta V_{c_{e}(\text { Sat. })} \frac{R_{f}}{B R_{i}}=\frac{(.0006 v .)(48 K)}{(0.1) R_{i}}$ for one bit.

This error is a maximum for 0111111 also , where $R_{i}$ is 75 K and error is $\frac{(0.6 \mathrm{mv} .)(48 \mathrm{~K})}{(0.1)(75 \mathrm{~K})}=.004$ volts or 0.4 percent of one quanta. This is small and can be neglected compared to leakage current errors.

Normally, for most problem simulations, no more than five D/A bits will be used ( 8 volts/quanta). The 6.3 percent error then becomes 0.8 percent which insures good accuracy in the simulation results.

Figures 30 and 31 are plots of actual D/A output for inputs from -100 to +100 . The tests were made by connecting the $D / A$ input with the $A / D$ output and driving the $A / D$ with a slow ramp voltage, going from -100 v . to +100 v . The $\mathrm{D} / \mathrm{A}$ output vs. the $\mathrm{A} / \mathrm{D}$ input was then plotted on an $X-Y$ plotter, enabling each D/A output level to be recorded. The maximum quanta size error (change from the desired monotonicity) can be seen to be 0.6 v . (. 6 quanta) and occurs in changing from +47 to +48 input. Maximum static error was 0.6 v . and occurred for $+48,+64$, and +80 inputs.

The fact that actual D/A error is much greater than predicted error indicates that the main cause of error is poor bit ad-


justment. Bit adjusting accuracy was not within theoretical tolero ances because voltage measurements could only be made to the nearest tenth of a volt, (or one part per thousand) using the GEDA calibrating potentiometer. By use of a 0.01 percent digital voltmeter in D/A calibration, the bit resistances could be adjusted to within the theoretical tolerance; however, the accuracy obtained by using the GEDA potentiometer is sufficient for all immediate applications.

D/A drift was found to be about 0.1 volt per month. This is possibly due to GEDA reference voltage changes, and in normal usage both GEDA reference voltages and $D / A$ bias level should be reset once a month. D/A rise time is about $50 \mu$ sec., a factor which should be insignificant since simulated process time constants will be 10 to 1000 times larger.

### 4.5 A/D Converter Performance Data

A/D static error should be of the same magnitude as that of the D/A, except for the contributions due to hysteresis and noise. Figures 32 and 33 are results of tests identical to those presented in Figures 30 and 31 except that now along the abscissa are the analog voltage increments at which the A/D should ideally switch. The vertical presentation is due to the A/D output being converted

sart

back to analog form by the $D / A$. This is done to make it easier to see the A/D switching points. The ramp voltage was run up to +100 volts, the plotter manually shifted down slightly, and then the ramp decreased back to zero. A similar procedure was followed for negative inputs. In this way, hysteresis can be detected as the difference in switch point locations for negative and positive going inputs. Maximum static error for a positively increasing input as seen in Figures 32 and 33 is 0.5 quanta. (Note that a switch should occur at the specified analog input voltage when the input is positively going). Hysteresis can be seen to be about 0.2 volt (quanta), which is enough to prevent noise spikes in the GEDA voltages (A/D input) from causing continuous oscillation near switch points. Figure 34 shows the results of a monotonicity check, in which a carefully calibrated slow speed ramp ( $1 \mathrm{v} . / \mathrm{sec}$.) was applied at the $A / D$ input and the $A / D$ summing amplifier output recorded on a strip chart. Figure 34 indicates that quanta line spacing varied at most by 0.1 volt from the desired value of 1.0 volt. Again, using a more accurate calibrating voltmeter, the above errors could possibly be reduced, but the present performance is adequate for the desired simulations intended.
(\%) 3ZIS
VINVIO OJyls 30 woyd NOIIVIAヨO

the sampling error is:

$$
\begin{align*}
\boldsymbol{\epsilon}_{\mathbf{S}} & =2 \pi \mathrm{fA} \boldsymbol{\tau}_{\mathrm{A}} \\
& =2 \pi \mathrm{fA}(100 \mu \mathrm{~s}) \\
& =\left(628 \times 10^{-6}\right) \mathrm{Af} \text { (Quanta) } \tag{28}
\end{align*}
$$

Figure 35 is a plot of $\epsilon$ vs. A/D input frequency for various input amplitudes. Assuming that dynamic error is desired to be less than 0.05 quanta, problem frequencies must be less than about 0.8 cps if A is allowed to be 100 quanta. For most uses, it is convenient to limit problem natural frequencies to less than 1 cps since at higher frequencies ( 10 cps and above) care must be taken in problem board patching and inital condition switch manipulation. For $f \leq 1 \mathrm{cps}$, dynamic error, at most $(A=100)$, would be 0.06 quanta. Often, larger quanta size would be selede so that this error (in percent of one quanta) would be eveñ less. For 8 volts/quanta, the maximum error would be $\frac{.06}{8} \approx 0.8$ percent of one ( 8 volt) quanta. In conclusion, since the GEDA can operate at very low frequency, a time scale can always be selected with the aid of Figure 35 so that dynamic error is made sufficiently small.
4.6 Summary

The error data shown in Figures 30-34 can be summa-

A bound on maximum allowable analog input slope for any desired accuracy can be obtained theoretically. Knowing the dynamic error will then permit selection of appropriate analog compuo ter time scale so as to make such errors negligible.

In designing the A/D counter, the various delay times were taken into account as follows (see Figure 29). $\tau_{\mathrm{u}}$ was found to be $5 \mu \mathrm{sec}$. for the designed counter. Thus $\tau_{\mathrm{p}}$ was made longer than $\tau_{\mathrm{u}}$ and equal to $8 \mu \mathrm{sec} . \tau_{\mathrm{c}}$ (max.) was found to be $3 \mu \mathrm{sec}$. per stage, or $24 \mu$ sec. total. Thus using Equation(27), $\tau_{\mathrm{A}}>66 \mu$ sec. However, the PULSE OUT pulses of the A/D may be fed into the four bit ERROR COUNTER (via the anticoincidence circuit). The ERROR COUNTER is able to count bidirectionally with $15 \mu$ sec. minimum pulse spacing. As can be seen in Figure 25, the anticoincidence clock period must be at least twice that, or $30 \mu$ sec. This was increased for safety to $40 \mu$ sec., or a frequency of 25 KC . The anticoincidence can then accept pulses at the rate of one every $2 \times 40 \mu \mathrm{~s}$ $=80 \mu \mathrm{~s}$ or greater, hence the $A / D$ clock period must be longer than $80 \mu \mathrm{~s}$ ( 10 KC for safety). Thus, we see that the A/D sampling frequency is limited by the way in which the $A / D$ is used.

For the designed system (A/D clock frequency 10 KC ),


FIG. 35 - A/D DYNAMIC ERROR
rized as follows.

D/A Specifications (Based on 100 quanta $=100 \mathrm{v}$.)

| 1) | Static Error | $: 0.6$ volt |
| :--- | :--- | :--- |
| 2) | Monotondeity | $: 0.6$ volt |
| $3)$ | Zero Offset | $: 10000000$ input produces 0 volt |
|  |  | output |
| $4)$ | Drift | $: 0.1$ volt/month (approx.) |

## A/D Specifications

1) Static Error : 0.5 volt
2) Monotonicity : 0.1 volt
3) Zero Offset : 0 volt input produces 10000000 output
4) Quantization

Uncertainty (Hysteresis) : 0.2 volts
5) Dynamic Accuracy: See Figure 35

The above data is for a one volt quanta size and a $\pm 100$ quanta total range. All errors expressed in terms of percent of one quanta are proportionately less for larger quanta sizes. For examm ple, at 16 volts per quanta, A/D static error is $\frac{.5 \mathrm{v}}{16 \mathrm{v}} \times 100 \%=3.2$ percent of one quanta.
FIG. 36 - ANALOG COMPUTER SIMULATION OF PULSE-DATA SYSTEM USING DESIGNED UNIT

## CHAPTER 5

## CONTROL SYSTEM SIMULATION

### 5.1 Introduction

In order to demonstrate the system's flexibility and to show how the designed $A / D$ converter, $D / A$ converter and pulse data logic can be put to use, two typical system simulations will be presented and comments made on the results thereby obtained.

### 5.2 Pulse Data System

Taft ${ }^{12}$ has worked an example problem concerning the stability of a certain class of pulse data systems, which will be presented here to demonstrate the capabilities of the designed analogdigital simulation facility.

Consider a system as shown in Fig. 2, where the process is linear with the transfer function:

$$
\begin{equation*}
G\left(s^{\prime}\right)=\frac{K v}{s^{\prime}\left(T^{2} s^{\prime}+2 \zeta T s^{\prime}+1\right)} \tag{29}
\end{equation*}
$$

Time can be normalized by letting $T \tau=t$, or $s^{\prime}=\frac{1}{T} s$, yielding:

$$
\begin{equation*}
G(s)=\frac{K v T}{s\left(s^{2}+2 \zeta s+1\right)} \tag{30}
\end{equation*}
$$

The GEDA analog computer circuit for the pulse data system of Fig. 2 with $\mathbf{G}(s)$ as given by Equation(30) is shown in Fig.

37, including the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converter connections. Quanta size was selected as 16 volts, and the problem was run in real time. Taft?s problem was to determine the critical gain KvT at which the system, starting at rest at a quanta line, will go into a limit cycle if given a single pulse inpu.t. Fig. 38 shows that this critical value lies between 0.5 and 0.6 for a system where $\zeta=0.3$, confirming Taft's results. Fig. 39, the critical KvT has been more closely determined, and the system is seen to be stable for single pulse inputs if $K v T<0.571$. Fig. 40 is a phase-space projection on the $\theta-\dot{\theta}$ plane of the same system showing both limit cycle and non-limit cycle response. In each case, $\theta$ was zero initially, the error counter was at 1000, and the auxiliaidy switch open. A single pulse was put into the counter, the GEDA function switch turned to OPERATE, and then the recorder sweep started and auxiliary switch closed simultaneously. Taft indicates that the system will go into a limit cycle for larger inputs even though it is stable for a single pulse input. This is demonstrated in Fig. 41, where an initial step of four quanta was applied. Finally, it can be seen in Fig. 42 that the same system which went into a limit cycle with $\mathrm{KvT}_{v}=0.571$ and $\zeta=0.3$, becomes stable if $\zeta$ is increased to 0.325 . The results just presented demonstrate the type of problem for which the designed

Fig. 37 pulse data system simulation


-109-



|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | ${ }^{\text {x,+ }}$ |  |  |  |  |  | , |  |  |  |
|  |  |  | - |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | : 0 | 0.82 |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | 入 | V |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | =0,35 | , |  |  |  |  |  |  |  | , |  |
|  |  |  | 1 |  | - |  |  |  | - |  |  | - |  |  |  | , |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | $\mathrm{C}_{5}$ | $5=0.3$ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | - |  |  | , |  |  |  | - |  |  |  |  |  |
|  |  |  | - |  |  |  |  |  |  |  |  |  |  |  | , |  |  |  |  | , |  |
|  | $\pm$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | , |  |  |  | T |  |  |  |  |  |
|  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $J$ |  |  |  |  |  |  | 20, | 2-sament | Hers | dise | Trest | tast |  | 120 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | - | , |  |  | . |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | - |  | + |  | * | + |  |  |  |  |  |  |  |  |  |

system was intended, however, by no means must the simulated system be pulse data type:

### 5.3 Sampled Data Systems

Digital systems in which information appears in absolute form, atas in Fig. 1, can also be simulated provided care is taken to synchronize the data extracted from the D/A. In addition, a "Hold" register must be supplied to hold the past value of the digital error (input to the $D / A$ ). Other than the synchronization problem, a sampled (and quantized) digital system simulation is patched-up much like a pulse data system. Fig. 43: shows how an absolute digital control system with sampling might be simulated. This typical system has a sample clock pulse which gates reference and feedback information in parallel into a comparator which computes a digital error signal... In order to use the designed $A / D$ converter in the $:$ feedback loop, the sample clock should be at least 1000 times slower than the A/D plock (less than 10 cps.) so that the $A / D$ sampling effects can be neglected. In order not to gate the $A / D$ output to the comparator when the $A / D$ counter is going through a transistion, readout synchronization logic must be used as shown. The idea behind this synchronization method is to interrogate the $A / D$ (and reference input) only while $A / D$ counter carry enable lines are being

fig. 43 absolute sampled data system simulation
set $\left(\tau_{1}\right)$. MIGPG $B$ delay $\left(\tau_{2}\right)$ is made less than $\tau_{1}$. Since $\tau_{1}$ is $8 \mu \mathrm{sec}$., a $\mathrm{t}_{2}$ of $3 \mu \mathrm{sec}$. will allow the $A / D$ to be read out before any counter transitions occur.

It is also possible to uee the designed $A / D$ converter in an absolute digital control loop where sampling is not used. One such system uses an absolute sign-only comparator for the feedbackreference summing junction, and the comparison operation can be done asynchronously. The A/D transition may cause unwanted spikes in the comparator (and hence the $D / A$ ) output, but these can be removed with a suitable low pass filter.

## APPENDIX

## OPERATION MANUAL

## A. 1 General System Description

A unit containing an $A / D$ converter, a $D / A$ converter, and a bidirectional counter and anti-coincidence circuit has been designed for use in digital control system simulation on the GEDA analog computer. In the following sections, complete instructions as to the use of the unit are given, and adjustment and calibration procedures are expłained.

## A. 11 Functions

Figures A-1 and A-2 are photographs of the units showing switches, indicating lights, inputs, outputs, and adjustment locations. The following list serves to explain the function of all switches, lights, etc.

NAME
FUNCTION AND LOCATION
FRONT PANEL

ON-OFF switch and pilot light

ON-OFF switch and pilot light

Lower right corner. Controls $+6 \mathrm{v} .,-12 \mathrm{v} ., \pm 200 \mathrm{v}$. for the $A / D$ converte $\bar{r}$ and all digital logic.

Upper right hand side. Con-

FIG. A-1 - FRONT PANEL

FIG. A-2 - REAR PANEL

|  | trols $+6 \mathrm{v}_{\mathrm{H}},-12 \mathrm{v} .,+200 \mathrm{v}$. for the $D / A$ converter. |
| :---: | :---: |
| ANALOG IN jack | Banana jack on left hand side. The analog signal to be converted is inserted here. |
| $\frac{\text { AMP. IN }}{\text { jacks }} \text { and AMP. OUT }$ | Banana jacks on left hand side. These are to be connected with corresponding input and output of a GEDA operational amplifier for use as part of the $A / D$ converter. |
| $\frac{\text { PULSE OUT }}{\text { jacks }}(+ \text { and }-)$ | Incremental A/D output jacks (lower left). A -12 v . pulse on "+" indicates the analog input passed a quanta line going positively. |
| TOTAL QUANTA switch | 8 position switch. "256" position corresponds to quantization of 1 volt per quanta. "2" position corresponds to coarsestquantization, or 128 volts per quanta. |
| ABSOLUTE OUT connector (A/D) | 25 pin connector. Contacts contain natural binary representation of the analog input signal. Pins 1 through 8 are for -12 v . true representation (mosit significant bit is No. 8). Pins 14 through 21 contain the one's complement of the number in pins l-8 respectively. |
| SYNC jack | Lower right hand corner. Provides an output from the |

$\frac{\text { DIGITAL OUTPUT }}{(128 \text { through l) (A/D) }}$

DIGITAL INPUT
(128 through 1) (D/A)

D/A INPUT Connector:

D/A OUTPUT jack

RESET button

ERROR COUNTER OUTPUT

A/D clock for purposes of readout synchronization.

Indicates state of A/D counter (natural binary representation of A/D output). Light drivers connect lights 128,64 , 1 with ABSOLUTE OUT pins 8, 7, ..., l respectively.

Can be used to display the input to the D/A converter. Light drivers connect lights $128,64, \ldots, 1$, with D/A IN. PUT connector pins $8,7, \ldots$, 1 respectively.

25 pin connector. Pins 21 through 14 connect with most significant through least significant D/A stages respec. tively.

This is to be connected to a GEDA amplifier input to make up the D/A converter.

Lower right corner. This allows the A/D counter to be reset to mid-scale ( 100000000 display on the DIGITAL OUTPUT lights).

25 pin connector. Pins 21, 20, 19 , and 18 are normally connected with D/A INPUT pins $21,20,19$, and 18 respectively. Pins 8, 7, 6, and 5 are normally connected with D/A INPUT pins 8, 7, 6, and 5 for

| ERROR COUNTER INPUTS | light display. |
| :---: | :--- |
| + REF. PULSE jack | Conne ctions for anticoinci- <br> dence circuit inputs. |
| - REF. PULSE jack | A pulse applied he re will <br> count error counter up. |
| + F. B. PULSE jack | A pulse applied here will <br> count error counter down. |
| -F.B. PULSE jack | A pulse applied here will <br> count error counter down. |
|  | A pulse applied here will <br> count error counter up. |

REAR PANEL

DIGITAL TO ANALOG adjusting pots (single turn)

ANALOG TO DIGITAL adjusting pots (single turn)
A/D BLAS pot (single
turn)

A/D F. B. pot (single turn)

For adjusting each bit contribution to the D/A converter output. Clockwise rotation increases the "on" bit voltage contribution.

For adjusting bit contribution to the $A / D$ converter internal error signal. Clockwise rotation increases the "on"'"bit voltage contribution.

Counterclockwise rotation increases (positively) A/D zero level. (Normally 0v. $=10000000$ out).

Used to adjust the amount of hysteresis in A/D con-
verter. Clockwise rotation decreases hysteresis.

UP

DOWN

D/A BIAS pot (single turn)

POWER INPUT connector

Adjusts the level at which a negatively going ANALOG IN voltage will cause the "up" trigger to fire. Clockwise increases the trigger level.

Aḑusts the level at which a positively going ANALOG IN voltage will cause the "down" trigger to fire. Clockwise increases the trigger level.

Counterclockwise rotation increases; (positively) the D/A "zero" output. (Normally, 10000000 in $=0$ volts out).

Pin 1, -12v.; connect to -12 v . supply.
$\operatorname{Pin} 2,+6 \mathrm{v} . ;$ connect to +6 v . supply.

Pin 3, D/A gnd.; connect to GEDA junction box terminal 15 and 16.

Pin 4, $+200 \mathrm{v} . ;$ connect to GEDA junction box terminal 13 and 14.
$\operatorname{Pin} 5,-200 v . ;$ connect to GEDA junction box terminal 17.

Pin 6, digital and chassis ground; connect to GEDA junction box terminal 15 and 16.

## A. 12 Supply Voltage Wiring Diagram

The preceding list serves as an overall checklist when operating the simulator. In addition, Figure A. 3, the supply voltage wiring diagram, shows how the variaus sub-units (A/D counter, error: counter, etc.) are connected to the main supplies.

This takes care of general comments on the entire unit. Next, the operation of each sub-unit will be discussed.

## A. 2 A/D.Converter

The theory behind the operation of the $A / D$ converter was discussed in Chapter 3. The following is an explanation of the actual A/D operating and adjusting procedures for both absolute and incremental use.

## A. 21 Absolute Operation

The A/D converter can be set up to operate in an absolute manner with a digital output in the form of an natural binary num-


FIGURE A-3 SUPPLY VOLTAGE SCHEMATIC
ber. This mode of operation must be utilized when a digital (quantized) sampled data control system is to be simulated. Often, nonanalytic codes are used to code digital information in an absolute system; however, in any systems to be simulated using this A/D, a natural binary code must be used, or provision must be made in the user's logic for suitable code-to-code conversion. Also, the user must supply a digital hold register for holding the past value of computed error.

Assuming the A/D has been properly adjusted and the power cord connected, the procedure for putting the converter into operation is as follows:

1) Select a desired scale factor. This can be $1,2,4$, $8,16,32$, or 64 volts per quanta.
2) Connect digital output wires (ABSOLUTE OUT connector). Assuming that bit values are true when the indicator lights are lit, make the connections based on the following:
a) Pins 1 through 8 exhibit -12 v . levels when bit values are true. Pin 8 is the most significant bit, and pin 1 is the least.
b) Pins 14 through 21 exhibit 0 v . levels when bit values are true. Pin 21 is the most significant bit, and pin 14 is the least.
c) Obtain the desired scale factor by connecting wires for the desired number of bits ( 2 through 8 ) starting by connecting the most significant bit line to pin 8 or pin 21 (depending upon the "truth" level desired, and connect the remaining wires in order to the "less significant" connector pins.
3) Connect the analog voltage to be converted to the ANALOG IN jack.
4) Connect AMP. IN and AMP. OUT to the input and output respectively of one GEDA operational amplifier.
5) Warm up GEDA. Turn GEDA function switch to I. G.
6) Connect ANALOG IN to ground.
7) Turn on A/D. Indicator lights should tad 10000000. If not, push A/D RESET button to reset converter to mid-scale (zero).
8) Connect a line from the user's logic to the converter's SYNC output as shown in Figure 42. This connection must be made to insure that an A/D interrogating pulse does not occur at the instant the A/D may be in transition, (at an A/D clock time). Figure 42 shows one interrogating circuit that can be built into the user's logic which will prevent interrogation during transition times as well as prevent ambiguity if the SYNC pulse oc:curs simultaneously with the interrogate pulse.

The preceding instructions cover all cases where the
A/D output is taken as a binary number which is sampled periodical-
ly by an external command logic supplied by the user. Such Eampling should be done at a rate less than 10 KC to minimize the effects of the $A / D$ sampling. The other case of $A / D$ operation, that in which the output information is taken as a pair of pulse trains, is the type for which the converter was specifically designed. Due to the fact that the logic required to manipulate the se trains is quite simple compared to that required in an absolute system, a bidirectional counter and anticoincidence circuit was incorporated into the overall design. Next, the procedure for setting up a "pulse data" (incremental) control loop will be covered.

## A. 22 Incremental Operation

Again assuming the $A / D$ has been adjusted, the steps in setting up the converter for incremental operation are as follows:

1) Repeat steps 1, 3, and 4 as under "Absolute Operationn. ${ }^{\prime \prime}$
2) Instead of making connections as under step 2 of Sect. A2.1, connect PULSE OUT 4 to F. B. PULSE $\phi_{4}$ and PULSE OUT- to F. B. PULSE-. This assumes that the built-in bidirectional counter and anticoincidence circuit are to be used.
3) Set A/D QUANTA switgh according to the desired scale factor. That is:
for 1 volt/quanta, set the switch at 256 for 2 volt/quanta, set the switch at 128
for 4 volt/quanta, set the switch at 64 for 8 volt/quanta, set the switch at 32 for 16 volt/quanta, set the switch at 16 for 32 volt/quanta, set the switch at 8 for 64 volt/quanta, set the switch at 4 for 128 volt/quanta, set the switch at 2
4) Warm up GEDA. Turn GEDA function switch to I. C.
5) Connect ANALOG IN to ground.
6) Turn on A/D. Indicator lights should read 10000000. If not, push A/D RESET button to reset A/D to mid-scale (zero).

## A. 23 Adjustment and Calibration--A/D Converter

A quick check of $A / D$ accuracy can be made by tracing out a curve on a $X-Y$ plotter such as is shown in Figure 30. Set up one of the GEDA integrators so that it integrated a step input to produce a slowly rising ramp voltage (one volt per second). Using a piece of accurately ruled graph paper in the plotter, adjust the X -axis gain so that a full-scale sweep occurs for 0 to 100 volts input. Obtain the 100 volt calibtating signal from a GEDA potentiometer. Connect the A/D ABSOLUTE OUT to the D/A INPUT. Feed the D/A output to the plotter Y -axis and adjust the plotter and ./or. D/A gain to obtain a full-scale reading with the D/A output at $100(11100100=+100$, $00011010=-100$ ). Connect the integrator output to the ANALOG IN
and plotter X -axis, and plot out the $A / D^{\prime}$ s response to this slow ramp input. Y-axis step changes (D/A output) should occur at equal increments of $A / D$ input. Repeat the test for ramps of both polarities. If the results of this check indicate too much $A / D$ "roughness" and misalighment, the following adjustment procedure must be carried out.

The potentiometers which must be adjusted are: comparator levels (Up and Down Trigger Levels), A/D bias level, A/D feedback resistance, analog input resistance, and D/A bit resis. tances (8). Since there are so many adjustments to make, it is imperative that a systematic procedure be followed each time readjustment is required. The following is one suggested adjutment procedure.

1) Turn GEDA on. Put GEDA function switch on STANDBY.
2) With converter on bench, connect up power using power cord extension
3) Connect AMP. IN and AMP. OUT to input and output of a GEDA amplifier.
4) Connect ANALOG IN jack to the wiper of a GEDA pot, set up for a "minus" output voltage.

The UP and DOWN TRIGGER LEVELS are now ready to
be adjusted.
5) Monitor AMP. OUT with the GEDA voltmeter or a sensitive voltmeter such as a 0.01 percent digital voltmeter.
6) Turn on $A / D$ and turn GEDA function switch to I. C.
7) Manually increase (negatively) the voltage applied to ANALOG IN and observe the value of AMP. OUT voltage after which an abrupt change occurs. Decrease the input voltage to zero and repeat, adjusting the DOWN TRIGGER LEVEL potentiometer until the trigger fires at exactly -20.0 v .
8) Repeat step 6, but uee a positive input voltage and keep readjusting the UP TRIGGER LEVEL F̄ot until the UP trigger fires at exactly +20.0 v .

The next sub-system to be adjusted is the $A / D^{\prime} s D / A$
converter.
9) Turn off $A / D$ and put GEDA in STANDBY.
10) Disconnect plug marked "LIMITEER ${ }^{i \prime}$, located on circuit board marked "D/A". This removes limiters and built-in feedback resistor from circuit.
11) Remove jumper from GEDA amplifier output to AMP. OUT jack.
12) Patch a variable resistor across the GEDA amplifier. This resistor should be set at about 30 K initially.
13) Disconnect the A/D clock by removing the FRMV card from card location 5. Replace this clock with a slow speed mutivibrator ( $2-10 \mathrm{cps}$ ) such as
a Wang variable frequency pulse generator. Connect one pulse generator to pin $M$, card location 15 , and the complementary pulse signal to pin $P$, card location 15.
14) Connect a variable d. c. supply (up to $\pm 25 \mathrm{v}$.) to the AMP. OUT jack. The A/D counter can now be counted up or down at a slow rate by increasing the d . c. supply voltage enough to trigger the UP or the DOWN trigger. This will facilitate the job of checking out the D/A output for all possible input numbers (states of the $A / D$ counter).
15) Turn the GEDA to I. C. and the A/D ON.
16) Push RESET to reset the A/D counter to midscale.
17) Monitor the GEDA amplifier output on a voltmeter (D.V.M. or GEDA standard potentiometer) and adjust the A/D BIAS pot until the amplifier output is zero.

Now begins the D/A bit adjusting procedure. The main idea is to have each bit voltage contribution in the amplifier output differ from its neighbor by a factor of 2 . Two main restrictions will cause trouble in making the adjustments. First, each bit voltage contribution must be such that it is possible to adjust the other bits, increasing or decreasing by powers of 2 , without coming to the end of a pot. Also, no pot must be turned to within less than 10 percent of the end where it exhibits zero resistance. This insures against excessive noise amplification when a bit is in the "off" state.
18) Count the $A / D$ counter down until all indicator lights are off.
19) Adjust the patched-in feedback resistor on the GEDA amplifier until the amplifier output is 64.0 v . Use the following table of desired voltage values for various primary counter readings.

| Counter <br> Reading | Desired Amplifier <br> Qutput Voltage | Counter <br> Reading | Desired Amplifier <br> Output Voltage |
| :--- | :---: | :---: | :---: |
| 00000000 | $\frac{-64,0 \mathrm{v}}{10000001}$ | $\frac{+0.5}{0.5}$ | 10000010 |

20) Count the counter up and successively adjust each bit voltage to the value indicated on the above chart. It is a good idea to check to see that the mid-scale reading still produces 0 v . output after each adjustment has been made. If necessary, bring it back to zero with the A/D BIAS pot.
21) If the $\mathrm{D} / \mathrm{A}$ is completely out of adjustment at the outset, steps 17 through 20 may have to be repeated a number of times so as to be able to bring all bits into line without running any one adjusting potentiometer to either end of its travel.
22) After each of the eight bits has been adjusted singly, or in combination with the most significant bit, other combinations may be checked and further corrections made to distribute any errors present more evenly over a range of output values.
23) Reconnect the A/D for normal operation. Apply a +100 v . signal to ANALOG IN. Adjust ANALOG IN pot so that just as the applied analog voltage reaches +100 v . (increasing slowly positive) the DIGITAL OUTPUT reads 11100100 ( +100 ). Repeat using a slowly increasing (negatively) signal and readjust ANALOG IN pot so that the A/D counter reads $000111000(-100)$ just as the ANALOG IN signal reaches -100 v .
24) A/D F. B. pot must now be adjusted. It controls the amount of hysteresis present in the A/D. Apply a low frequency ( $<5 \mathrm{cps}$ ) sine wave of a few volts amplitude to the converter. Look at AMP. OUT on an oscilloscope. Slowly turn A/D F. B. pot clockwise. Stop when multiple oscillations can be observed at a trigger transition in the AMP. OUT signal. Turn back the A/D F. B. pot slightly to insure that no multiple oscillations, caused by too little hysteresis occur.

Now that the A/D converter has been adjusted, a check to verify its operation can be made.

## A. 24 A/D Checkout

A check for A/D linearity and absolute accuracy can be made by recording the AMP. OUT wave form in response to a slow (quasi-static) ramp input.

1) Set up a GEDA integrator such that $R C$ for the integrator is about 10 seconds. Apply a step input of 10 volts and adjust the integrator resistor so that the output ramp is exactly 1.00 v . $/ \mathrm{sec}$. This can be done using a stopwatch and ehecking the integrator output after a 100 second run.
2) Having set up an integrator which puts out a lv./ sec. ramp, attach a strip chart recorder, with a one second time marker built in, to AMP. OUT.
3) Apply the 1 v ./sec. ramp to ANALOG IN and record AMP. OUT on the strip chart. The result should be a sawtooth wave with a 1.00 second period.
4) The strip chart record can be examined for any irregularities in sawtooth period, and thus any repetitive errors caused by bit misadjustment can be quickly located.

## A. 3 D/A Converter

The D/A converter has been coveredin chapter 3 as well as in the preceding section $A .2$, since the $D / A$ converter used is essentially identical to the D/A converter found as part of the $A / D$ converter.

## A. 31 D/A Operation

The procedure for operating the $\mathrm{D} / \mathrm{A}$ is as follows:

1) Select the number of input bits required.
2) Connect the most significant bit line ( 0 v . "true") to D/A INPUT connector, pin 21. Lesser significant bit lines should be connected to pins 20,19 , --- down to 14 , respectively. Any bit locations not being used must be tied to ground.
3) If the digital signal ta be converted is to be displayed on the DIGITAL INPUT lights, connect the most significant bit line ( -12 v . "true") to pin 8.

Lesser significant bit lines should be connected to pins 7, 6, -.- down to 1 respectively.
4) Connect the D/A OUTPUT jack to the input of a GEDA amplifier.
5) Patch a one megohm variable decade resistor across the GEDA amplifier. The actual value at which the variable resistor should be set depends upon the desired quanta size. The setting procedure is to first set in the maximum number as input to the D/A. Knowing what analog output voltage this input should produce, adjust the decade resistor until the amplifier output is at the desired level. This output voltage can be checked with the GEDA calibrating potentiometer.
6) Turn the D/A on with the switch located in the upper right hand corner of the front panel.

## A. 32 D/A Adjustment Procedure

Adjustment of the D/A converter is essentially the same as adjustment of the $A / D^{\prime} s \mathrm{D} / \mathrm{A}$ converter. The adjusting procedure is as follows:

1) Set up the D/A for operation as in steps 1 through 5 in section A. 31. Use as inputs to the D/A the ABSOLUTE OUT output of the $A / D$ converter.
2) Set the digital input to 10000000 and adjust the D/A BIAS pot until the D/A output is zero volts.
3) Adjust each D/A bit by successively applying various input numbers by varying the analog input to the $A / D$, following the procedure in steps 17 through 22 of section $A .23$ for the $A / D^{\prime} s D / A$.

## A. 4 Error Counter and Anticoincidence Circuit Operation

A single pulse data control loop can be simulated by using the $A / D$ converter, $D / A$ converter, and the error counter and anticoincidence circuit included in the unit. Connections for the error counter are provided at the top center of the front panel.

The counter has four bits, and may be reset to 1000 with the ERROR COUNTER RESET button. Counter output lines are term inated in the ERROR COUNTER OUTPUT connector. Pins 1, 2, 3, and 4 are permanently grounded, and pins 5, 6, 7, and 8 are "-12v. true" outputs, 5 being the least significant bit. The complementary outputs (" 01 v . true") are pins $18,19,20$, and 21,18 being the least significant. Pins $14,15,16$, and 17 are permanently tied to $-12 v$.

4 REF. PULSE and +F. B. PULSE inputs are wired to the anticoincidence circuit such that a pulse on the $\ddagger$ REF. PULSE line will count the counter up, and a pulse on the + F. B. PULSE line will count the counter down; similarly for -F. B. PULSE and -REF. PULSE inputs.

## A. 5 Parts Costs

The following is a breakdown of the approximate cost of reproducing one $D / A$ converter, one $A / D$ converter, and one error counter plus anticoincidence circuit, complete with chassis.

1) D/A Converter
a) $\mathrm{D} / \mathrm{A}$

$$
\begin{aligned}
& \text { Resistors - - - - - - - } 14.00 \\
& \text { Potentiometers - - - - - } 20.00 \\
& \text { Transistors - - - - - } \frac{9.00}{43.00}
\end{aligned}
$$

b) Miscellaneous Hardware and Indicator Lights - - - - - - - - - - 24.00

TOTAL \$67.00
(2) $\quad$ A/D Converter
a) $D / A$

$$
\text { Same as (la)- - - - - } 43.00
$$

b) Miscellaneous Resistors, Pots, and Diodes - —————————12,00
c) Parts for Logic Cards

4- Type 302 B. D. C. Cards
1/2- NOR 2 Card
1-FRMV Card
2/3- NOR 1 Card
1/2- Type 308 MIGPG Card
d) Comparator (Schmitt Triggers) - - - 10.00
e) Miscellaneous Hardware and Indicator

| Lights | $\cdots-\cdots$ |
| ---: | ---: |
| TOTAL $\$ 133.00$ |  |

3) Error Counter and Anticoincidence Circuit
a) Parts for Logic Cards

7 - Type 311 RSTT Flip-flop Cards
2 - Type 302 B. D. C. Cards
1 - FRMV Card
1 - NOR 2 Card
1-Type 214 G.P.G. Card
1/3 - NOR 1 Card
1/2 - Type 308 MIGPG Card
b) Miscéllaneous Hardware and Indicator

| Lights | $\cdots-\ldots 18.00$ |
| ---: | ---: |
| TOTAL $\$ 55.00$ |  |

4) Chassis (Labor and Material)

## BIBLIOGRAPHY

1. Susskind, A. K. (ed.), Notes on Analog-Digital Techniques, New York; John Wiley and Sons, 1957, ch. 5.
2. Mergler, H. W., and Staff, Summer Course Notes on Digital Control Systems Engineering, Vol. 2, Case Institute of Technology, Cleveland, Ohio, 1961, ch. 10.
3. Feulner, R. J. and Robertson, J. B., "A Unique Analog-toDigital Converter for Industrial Telemetry," Automatic Control, January 1963, pp. 11-16.
4. Zweizig, J, R., "A Digital Voltage Encoder," Transactions of the IRE, PGEC, Vol. EC-3, September 1954, pp. 25-28.
5. Smith, B. D., "An Unusual Electronic Analog-Digital Conversion Method," IRE Transactions on Instrumentation, June 1957, pp. 155-160.
6. Grabbe, E. M., Ramo, S., and Wooldridge, D. E. (eds.), Handbook of Automation, Computation and Control, Vol. 2, New York; John Wiley and Sons, 1960, ch. 20.
7. Platzek, R. C., Lewis, H. F., and Mielke, J. J., "High Speed A/D Conversion with Semiconductors," Automatic Control, August 1961, pp. 37-41.
8. Morilla and Baum, Electronics 25:122, November 1952.
9. Gaines, W. M. and Fischer, P. P., "Tentative Recommendations for the Definition and Testing of the Dynamic Performance of Analog-to-Digital Converters;" AIEE Transactions on Communications and Electronics, September 1961, pp. 387-394.
10. Analog-Digital Conversion Handbook, Digital Equipment Corporation, Maynard, Mass., 1964.
11. Pressman, A. I., Design of Transistorized Circuits for Digital Computers, New York: John F. Rider, 1961.
12. Taft, C. K., "Theory of Pulse $\stackrel{\text { Data Systems Applied to an In- }}{\text { In }}$ put Self-Adaptive Pulse-Data System," Ph. D. Thesis, Case Institute of Technology, Cleveland, Ohio, 1960.

[^0]:    * Superscripts refer to Bibliography.

