## General Disclaimer One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)


FINAL REPORT
for
Development of Multiple Source - Multiple Low Voltage
Converter-Regulator Power Supply with Automatic
Failure Sensing and Redundant Switching
(30 June 1966-30 July 1967)

Contract No. NAS 5-10148


# DEVELOPMENT OF MULTIPLE SOURCE - MULTIPLE LOW VOLTAGE CONVERTER-REGULATOR POWER SUPPLY WITH AUTOMATIC FAILURE SENSING AND REDUNDANT SWITCHING 

Final Report

(30 June 1966 to 30 July 1967)
Contract No. NAS 5-10148

Goddard Space Flight Center
Greenbelt, Maryland

Prepared by:


Reliability Engineer


Approved by:


Submitted by:


Contract Administrator

Honeywell Inc. ORDNANCE DIVISION
Hopkins, Minnesota

## CONTENTS

SUMMARY (F. 1)
I. ACTIVITIES OF THE FOURTH QUARTER (p. 4)
A. INTRODUCTION (p. 4)
B. TECHNICAL DISCUSSION (p. 5)

1. Electrical Design Review (p. 5)
2. Reliability Analysis of the Redundant LIVCR Configuration (p. 17)
3. Testing and Performance (p. 34)
4. Redundant Configuration Considerations (p. 36)
5. Package Layout and General Operating Procedures (p. 39)
II. REVJEW OF PROGRAM ACCOMPLISHMENTS (p. 44)
A. SYNCHRONIZATION OF FOUR REDUNDANT LIVCS (p. 44)
B. LIVC FAILURE SENSING AND ISOLATION (p. 46
C. PWM REGULATOR POWER SECTION FAILURE SENSING AND ISOLATION (p. 47)

D PWM DRIVE AND CONTROL WITH FAILURE SENSING AND ISOLATION (p. 49)
E. DECREASING UNBALANCE IN THE LIVC FEEDBACK TRANSFORMER (p. 51)
HII. NEW TECHNOLOGY (p. 53)
IV. CONCLUSIONS AND RECOMMENDATIONS (p. 54)

APPENDIX A .- RELIABILITY DATA (P. 58)
APPENDIX B - EVALUATION REPORT (p. 72)

## ILLUSTRATIONS

## Figure

1

2

3

4

5

6

7

8

9

10

11
12

13

14 Current Feedback Control Circuit for Equal Transformer Drive (p. 52)

TABLE
Table
I
LIVCR G2554A1, Top View (p. 6)
Block Diagram - G2554A1 (p. 7)
Circuit Diagram for Redundant LIVCR with Automatic Failure-Compensation Model (p. 9)

PWM Drive and Control Failure Sensing and Compensation-G2554A1 (p. 10)

Sensing and Isolation of Shorted PWM Transistor G2554A1 (p. 11)

Failure Sensing and Isolation at LIVCs Input (p. 12)
Reliability Figures (p. 18)
Efficiency Characteristics of Redundant LIVCR G2554A1 (p. 37)

LIVCR G2554A1, Front View (p. 40)
LIVCR G2554A1, Back View (p. 41)
Svnchronization Circuit for Four LIVCs (p, 45)
Sensing and Isolation of LIVC Output Capacitor Failures (p. 48)

Sensing and Isolation of Shorted PWM Output Capacitor and Free-Wheeling Diode ( $p, 50$ )

Typical LIVC Efficiency (Common Inputs) (p. 35)

## SUMMARY

This report describes work performed during the fourth quarter on contract NAS 5-10148 (section I) and suminarizes the complete program (section II).

With use of the practical, automatic, failure-sensing and redundant-switching circuitry developed during this program, it is now possible to fabricate reliable, efficient electrical power systems necessary for future, long duration space missions.

A primary goal of this program was development of automatic, failuresensing and compensation circuitry for the redundant low input voltage converter regulator (LIVCR) to increase reliability of the conversionregulation function. The strong dependence of mission success on the maintained supply of electrical power and the paramount importance of high reliability in space applications motivated the effort on this program.

Reliability of the power system on long-time space missions can be significantly enhanced by incorporation of the developed circuitry in conjunction with the basic LIVCR. Additional benefits derived from the technology include: (1) increased flexibility facilitated by a basic modular design of respective LIVCR redundant subsections, (2) elimination of the need for telemetry monitoring and command switching, (3) increased system stability, and (4) decreased time elapse between failure occurrence and compensation.

The program approach included four major tasks: (1) LIVC synchronization, (2) automatic failure sensing and compensation, (3) decreased unbalanced in single LIVC, and (4) redundant configuration considerations.

LIVC synchronization circuitry was established for four parallel LIVCs. This was an extension of the circuitry established on NAS 5-9212. It enables the designer to increase the degree of redundancy and retain advantages of phase-separated synchronization. Those advantages include increased stability and reliability through reduction of line transients.

A major task in any failure compensation system is to identify the malfunctioning circuit block and to effectively remove or isolate that block. It is desirable to accomplish this with a minimum of sense lines and discrimination. The element actually providing isolation capability must also efficiently connect the block in the system when the block is operational. The circuitry developed on this program satisfies these requirements.

A most significant development is the low-loss LIVC transistor input switch which inherently provides automatic failure compensation. Failure modes which can be isolated include shorted LIVC input capacitor, power transistor, and power transformer. Complementary circuitry can be added to isolate output rectifiers and capacitor failures. In addition to the automatic compensation feature, this switch is more efficient, smaller, lighter, and less costly than many competitive electro-mechanical devices performing the same function.

The redundancy and failure compensation in the pulse width modulation (PWM) regulator is divided into the power section and the drive and control section. Isolation for shorted PWM chopping transistors in the parallel power sections is provided with a controlled switch. Failures in the free-wheeling diode and output capacitor can be isolated with the same controlled switch with the technology developed. The PWM drive and control circuitry was modified to facilitate the automatic failure sensing and compensation; the compensation circuitry automatically selects the drive and control circuit, in standby redundancy, that is operational.

The occurrence of unbalance in the LIVC oscillator is reduced by a closedloop control of the current feedback transformer.

The common radioisotope thermoelectric generator (RTG) output-common LIVC input configuration promotes simplicity in switch circuitry for maximum usage of operational sections, even after some failures occur. However, the common LIVC input should be avoided if an SCR overvoltage circuit is incorporated, unless each LIVC is capable of handling the total RTG output. Considerations of a shunt-type PWM regulator to provide both RTG overvoltage protection and output voltage regulation may be worthwhile in future work.

A 375-watt LIVCR incorporating many of the techniques developed on this program has been delivered to NASA/GSFC. A reliability analysis to indicate general reliability trends was completed for the model and results are presented herein. Design advantages predicted during the program have been borne out by the performance of the delivered model. The established technology provides the designer increased capability in specifying power systems for space applications.

## I. ACTIVITIES OF THE FOURTH QUARTER

## A. INTRODUCTION

This section describes the technical research, development, and tests performed during the fourth quarter of contract NAS 5-10148, "Development of Multiple Source - Muitiple Low Voltage Converter-Regulator Power Supply with Automatic Failure Sensing and Redundant Switching". This program has been a continuation and amplification of work completed under contract NAS 5-9212. The purpose of this program was the development of technologies for providing highly reliable LIVCR systems for space applications. The following were major areas of work required to define these technologies:

1. Development of automatic failure-sensing and cornpensa tion circuitry for the LIVC sections, PWM regulator power sections, and PWM regulator drive and control section of the redundant LIVCR.
2. Development of circuitry to establish phase-separated synchronization of redundant LIVCs.
3. Investigation of techniques to eliminate half-cycle unbalance in the LIVC power oscillator and to generally improve LIVC performance.
4. Development and study of circuitry to provide overvoltage protection for thermoelectric generators.
5. Consideration of techniques for switching redundant RTG sources.

The technologies developed during this program were applied to the fabrication of a 375-watt, breadboard-type LIVCR model for operation from a thermoelectric generator. The LIVCR model was delivered to NASA/GSFC.

The primary effort this fourth quarter involved fabrication and testing of the 375-watt, redundant LIVCR model with automatic failure sensing and compensation. During the fabrication and design testing, several design modifications, not indicated to be necessary during modular testing, were incorporated to improve the performance of the total LIVCR configuration. These modifications included:

1. A small filtering and resistor turn-off addition for the LIVC input switch.
2. Modification of the respective drive circuits for the PWM chopping transistor and for the transistor switch selecting the drive and control for the PWM chopping transistor.
3. Introduction of a monostable circuit to condition the regulator low-output voltage signal and a bistable operation of the failure identification logic for the drive and control section.
4. Replacement of the transistor control on the PWM power section isolation switch with an SCR.

These design modifications and results of the Design and Evaluation Department preshipment testing are discussed in the following paragraphs. The results of the LIVCR analysis conducted by the Reliability group are also presented.

## B. TECHNICAL DISCUSSION

1. Electrical Design Review

The redundant low input voltage converter regulator with automatic failure compensation delivered on this contract is shown in figure 1 . The Honeywell model number assigned is G2554A1. As shown in the block diagram of figure 2, the model includes: (1) four parallel redundant LIVC sections, (2) three parallel redundant PWM regulator power sections, and (3) two standby redundant PWM drive and control sections. The technology incorporated and contributing to improved power conditioning for space


Figure i - LIVCR G2554A1, TOP VIEW

Figure 2 - BLOCK DIAGRAM - G2554A1

PRECEDNGG


Figure 3 - CIRCUIT DIAGRAM FOR REDUNDANT LIVCR WITH AUTOMATIC FAILURE

COMPENSATION MODEL


* denotes common points in the redundant configuration

Figure 5 - SENsING AND ISOLATION OF SHORTED PWM TRANSISTOR - G2554A1


Figure 6 - FAILURE SENSING AND

Q5 during this light load condition. When the regulator output current increases, the current proportional energy supplied increases and dominates as does the Q5 drive requirement. Therefore, drive proportional to that required is established at heavy load without requiring excessive drive power at light loads.

A constant-current drive for transistor switch Q8 has been introduced to remove a parallel path condition for drive currents (for Q8 versus Q5) which would have resulted in unsatisfactory operation. While the drive current paths for Q5 and Q8 are still essentially in parallel, control can now be exercised so that the drive current to Q8 is limited to a value which allows circuit design to also insure adequate drive to Q 5 . In the previous approach (figure 2, first quarterly report), the drive to each was dependent on semiconductor and resistor voltage drops in the respective parallel paths. While the circuit was designed to generally effect greater drive to Q5 than Q8, it was found that load and input voltage variations could quite easily upset the desired proportion, resulting in unsatisfactory operation. With the constant current control introduced, the desired operation was characteristic throughout the load and input voltage ranges. It should be noted that R62 and CR40 have been added to keep the Q17 leakage current to a sufficiently low value when Q20 is off.

Revisions in the automatic failure-sensing circuitry primarily involve: (1) introduction of a monostable stage to condition the low-output voltage signal and (2) a more direct bistable operation of respective section logic transistors (Q21). Refer to figure 4. These revisions were found to be advantageous during testing of the total redundant LIVCR, especially in the noisy environment of the laboratory. The monostable stage is directly applicable to increased stages of redundancy; the bistable operation obviously would require some modifications if additiona! redundancy is desired.

The monostable stage includes R38-R45, Q18, Q19, CR32-CR35, C17, and C18. Drive is normally supplied through R39 to Q18 so that Q19 is also held on. When the output voltage drops, CR32 and R39 no longer conduct; drive is supplied th rough R43 to Q18; Q19 is turned off and a voltage pulse is applied to R56 through C18 and CR35. C17 performs a speedup action and also slightly lengthens the time Q19 is held off. CR33 raises the Q19 emitter potential to facilitate turnoff; CR34 provides a discharge path for C18 when Q19 turns on again.

The bistable operation of Q21A and Q21B is effected by R55-R59 and C19 in the respective sections. When a pulse is applied to R56 through CR35, the Q21 (A or B) previously on, turns off, and the resulting pulse through C19 turns on the other Q21. R58 provides the DC drive path necessary. When a low voltage is indicated, both Q20's are also momentarily turned on through R51 to facilitate the transition between redundant sections.

The basic operation of the automatic failure-sensing circuitry for the PWM drive and control remains the same. A failure in the drive and control is still indicated and causes a new circuit to be used when:

1. The regulator output voltage is too low, or when
2. The regulator output voltage is too high and drive current is being supplied.

The high-voltage failure is indicated when CR31 conducts. If drive is being supplied, Q22 is off and the high-voltese signal flips Q21's and Q20's.

A small filter and regulation section for the failure-sensing logic has been provided by CR38, C20, and R54. This decreases possibility of noise and voiltage fluctuations upsetting the normal logic operation.
b. Failure Sensing and Isolation of the PWM Chopping Transistor - The circuitry to sense and isolate a shorted PWM chopping transistor is shown in figure 5. This circuit includes several modifications of the circuit previously reported (figure 3, third quarterly report).

A significant modification is that the transistor controlling the relay isolation switch has been replaced with an SCR (Q2). The SCR introduces a latching action which makes it more directly amenable to a transistor replacement of the relay. It is emphasized that the relay has been included primarily to facilitate visual monitoring during model failure mode exercising. A transistor could easily be incorporated as a replacement.

A diode (CR10) has been introduce 1 to provide reverse voltage protection for the Q6 emitter-base. Inclusion of R10 helps keep Q6 held off when no drive is applied to the chopping transistor Q5.

The point at which conduction of the chopping transistor Q5 is sensed has been moved to the Q5 collector. CR2 has been introduced for isolation to enable the circuitry to identify which of the redundant power sections has the shorted Q5. This isolation diode CR2 could also have been introduced at the regulator output. Locating CR2 at the output, however, would increase the losses during normal operation because of its continuous conduction there and would slow the correction of a failure mode. CR7 conducts whenever Q5 conducts (assuming adequate input voltage). The CR7 conducted signal, however, is shunted to ground through Q7 whenever drive is also supplied to Q5. Conduction of Q5 without drive constitutes a failure and Q2 then activates the controlled switch to isolate the failed chopping transistor.
c. Failure Sensing and Isolation at the LIVC's Input - The LIVC input switch circuitry to isolate failures of input capacitors, power transistors, or transformers, as shown in figure 6, is essentially the same as previously reported (figure 2, third quarterly report). The only modifications involve a resistor ( R 70 ) emitter-base to decrease leakage current and a resistor (R69) to provide a small amount of filtering for the base drive signal.

Testing of the redundant configuration emphasized the importance of properiy sizing the filter capacitor, C2, and resistor, R70. Generally speaking, the input switch and associated LIVC in the configuration are easier to start when they are operated from independent RTG inputs. When the inputs are common, a large filter capacitor (greater than 33 MFD) makes it difficult to start all units in the configuration. This difficulty is due to the fact that C2 must charge to a value sufficient to maintain Q1 on when the LIVC is initially pulsed on by the starting circuit. If the capacitor is too large, its charge time (finite wire resistance, etc.) will be longer and result in an insufficient voltage buildup to sustain operation. The addition of R69 tends to slow C2 discharge without increasing charge time, but its size is limited by the allowable power dissipation and transformer T 4 size.

Decreasing the resistance of R70 makes starting more difficult, especially in a common-input configuration. When the inputs are common, this resistance should be greater than when independent inputs are characteristic. When the inputs are independent, it is desirable, and in fact necessary, that R70 be smaller. A smaller R70 decreases Q1 leakage. Also, R70 must be of sufficiently low resistance to avoid actually forward biasing the emitter-base of Q1 when it should be off. Forward biasing could result if R70 is large by current flow from an RTG at 6 volts (unloaded) through R70 and R71 to the normal 3 volt RTG level of operational units and back to the common RTG negative. Recommended resistor values are indicated in the operating instructions.

## 2. Reliability Analysis of the Redundant LIVCR Configuration

 Analysis of the subject power-conversion system revealed a 99.44 percent probability of successfully completing a three-year mission. Additional analysis revealed that the reliability could be increased to 99.78 percent by addition of the LIVC output capacitor and pulse width modulator output capacitor and free-wheeling diode failure sense and isolation circuits.The LIVCR configuration shown in figure 7-I was analyzed to determine the probability of successfully completing a three-year mission without a system failure.

The assumptions made in the analysis were as follows:

1. The exponential probability function is applicable.
2. Reliability estimates were based on the use of "high-rel" parts. Failure rates were not those of the hardware presently in use, but were realistic failure rates obtainable through usage of the "high-rel" parts.
3. Failures due to parameter variations were not considered in the analysis. When the LIVCs are to be incorporated into a spacecraft system, a detailed parameter variation analysis of the firm design should be conducted, and the effects of possible tolerance failures incorporated into the reliability assessment.
4. Reliability of the starting circuits of the LIVC and associated regulation and control circuits was considered to approach one. The reliability analysis of the firm design of a system to be used in a spacecraft application should also include a detailed analysis of the start-up reliability.
5. All parts are operated at 50 percent of rated stress except the converter power transistors and the regulator drive control switching transistors which were assumed to be operated at less than 10 percent of rated stress.

The probability equations generated for use in the analysis contain approximations for simplification. However, since the equations yield a somewhat pessimistic evaluation of system reliability, use of the equations to simplify the analysis is considered justified.

Figure 7-I - RELIABILITY FIGURES

The reliability analysis was conducted by first separating the power-conditioning system into its three basic parts; i. e., the inverter section, the regulator power section and the regulator control section.
a. Aralysis of the LIVC Section - System requirements dictate that three inverters must deliver power to the load for mission success. In figure 7-11, the blocks $A_{1}, A_{2}, A_{3}$, and $A_{4}$ represent the failure isolation switches and the blocks $\mathrm{B}_{1}, \mathrm{~B}_{2}, \mathrm{~B}_{3}$, and $\mathrm{B}_{4}$ represent the LIVCs. Each block exhibits a probability of failing in either an open or a short circuit failure mode. A short circuit in the " $A$ " blocks is defined as a short from input to output that would effectively defeat the failure isolation function. A short in the "B" block(s) represent(s) a failure mode that would short the input power supply.

Under conditions of 25 percent degradation, the system will fail if more than one of the four inverters is not delivering power to the system. Therefore, any combination of failures that will prohibit more than one of the four inverters from delivering power to the load or any combination of failures that will short circuit the RTG power source will result in system failure. By use of this data, the probability cf system failure was determined in the following manner:

1. If $A_{1}$ opens, system failure will occur if:
a. $A_{2}$ or $A_{3}$ or $A_{4}$ opens
b. $\mathrm{B}_{2}$ or $\mathrm{B}_{3}$ or $\mathrm{B}_{4}$ opens
c. $\mathrm{B}_{2}$ or $\mathrm{B}_{3}$ or $\mathrm{B}_{4}$ shorts
which is represented mathematically by the following expression:


Figure 7-II - FAILURE ISOLATION AND LIVC BLOCKS


Figure 7-III -. NON-REDUNDANT LIVCS
1.

$$
\begin{aligned}
& \mathbf{P}_{\mathbf{F}}=\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{A} 20}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{A} 40}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 20} \\
& +\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 30}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 40}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 2 \mathrm{~S}}+\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 3 \mathrm{~S}} \\
& +\mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}} \\
& \text { Where: } \quad P_{F}=\text { The probability of system failure } \\
& P_{A 10}=\text { The probability of } A_{1} \text { failing in an open } \\
& \text { circuit failure mode. } \\
& P_{B 10}=\text { The probability of } B_{1} \text { failing in an open } \\
& \text { circuit failure mode. } \\
& P_{B 2 S}=\text { The probability of } B_{2} \text { shorting in a short } \\
& \text { circuit failure mode. }
\end{aligned}
$$

II. If $A_{1}$ shorts, system failure will occur if $B_{1}$ fails in a short circuit circuit failure mode. This is represented mathematically by:
2. $\quad \mathbf{P}_{\mathbf{F}}=\mathbf{P}_{\mathrm{A} 1 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 1 \mathrm{~S}}$

$$
\begin{aligned}
\text { Where: } & P_{A 1 S} \text { is the probability of } A_{1} \text { shorting and } \\
& P_{B 1 S} \text { is the probability of } B_{1} \text { shorting }
\end{aligned}
$$

Continuing the analysis for each condition by which failure may occur yields:
3. $\mathrm{B}_{1}$ open condition

$$
\begin{aligned}
\mathbf{P}_{\mathbf{F}}= & \mathbf{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{A} 20}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{A} 40}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{B} 20} \\
& +\mathrm{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{B} 30}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{B} 40}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{B} 2 \mathrm{~S}}+\mathbf{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{B} 3 \mathrm{~S}} \\
& +\mathbf{P}_{\mathrm{B} 10} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}}
\end{aligned}
$$

4. $\quad B_{1}$ shorted condition

$$
\begin{aligned}
P_{F}= & P_{B 1 S} \cdot P_{A 20}+P_{B 1 S} \cdot P_{A 30}+P_{B 1 S} \cdot P_{A 40}+P_{B 1 S} \cdot P_{B 20} \\
& +P_{B 1 S} \cdot P_{B 30}+P_{B 1 S} \cdot P_{B 40}+P_{B 1 S} \cdot P_{B 2 S}+P_{B 1 S} \cdot P_{B 3 S} \\
& +P_{B 1 S} \cdot P_{B 4 S}
\end{aligned}
$$

5. $A_{2}$ open condition

$$
\begin{aligned}
\mathbf{P}_{\mathbf{F}}= & \mathbf{P}_{\mathrm{A} 20} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathbf{P}_{\mathrm{A} 20} \cdot \mathbf{P}_{\mathrm{A} 40}+\mathbf{P}_{\mathrm{A} 20} \cdot \mathrm{P}_{\mathrm{B} 30}+\mathbf{P}_{\mathrm{A} 20} \cdot \mathbf{P}_{\mathrm{B} 40} \\
& +\mathbf{P}_{\mathrm{A} 20} \cdot \mathbf{P}_{\mathrm{B} 3 \mathrm{~S}}+\mathbf{P}_{\mathrm{A} 20} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}}
\end{aligned}
$$

6. $A_{2}$ shorted condition

$$
P_{F}=P_{A 2 S} \cdot P_{B 2 S}
$$

7. $B_{2}$ open condition

$$
\begin{aligned}
P_{F}= & P_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{A} 30}+\mathrm{P}_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{A} 40}+\mathrm{P}_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{B} 30}+\mathrm{P}_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{B} 40} \\
& +\mathrm{P}_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{B} 3 \mathrm{~S}}+\mathrm{P}_{\mathrm{B} 20} \cdot \mathrm{P}_{\mathrm{B} 4 \mathrm{~S}}
\end{aligned}
$$

8. $\mathrm{B}_{2}$ shorted condition

$$
\begin{aligned}
\mathbf{P}_{\mathbf{F}}= & \mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 40}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 30}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 40} \\
& +\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 3 \mathrm{~S}}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}}
\end{aligned}
$$

9. $\quad \mathrm{A}_{3}$ open condition

$$
P_{F}=P_{A 30} \cdot P_{A 40}+P_{A 30} \cdot P_{B 40}+P_{A 30} \cdot P_{B 4 S}
$$

10. $\mathrm{A}_{3}$ shorted condition
$P_{F}=P_{A 3 S} \cdot P_{B 3 S}$
11. $\mathrm{B}_{3}$ open condition
$\mathbf{P}_{\mathbf{F}}=\mathbf{P}_{\mathrm{B} 30} \cdot \mathbf{P}_{\mathrm{A} 40}+\mathrm{P}_{\mathrm{B} 30} \cdot \mathrm{P}_{\mathrm{B} 40}+\mathrm{P}_{\mathrm{B} 30} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}}$
12. $\mathrm{B}_{3}$ shorted condition
$\mathbf{P}_{\mathbf{F}}=\mathbf{P}_{\mathrm{B} 3 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 40}+\mathbf{P}_{\mathrm{B} 3 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 40}+\mathbf{P}_{\mathrm{B} 3 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 4 \mathrm{~S}}$
13. $A_{4}$ shorted condition
$P_{F}=P_{A 4 S} \cdot P_{B 4 S}$
Combining terms

$$
\begin{aligned}
\mathrm{P}_{\mathrm{F}}= & \mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{:} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{B} 0}^{2} \\
& +\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0 \cdot} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}} \\
& +\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0}^{2} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}} \\
& +\mathrm{P}_{\mathrm{AS} \cdot} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{B} 0}^{2} \\
& +\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}
\end{aligned}
$$

$$
\begin{aligned}
+ & P_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0} \\
+ & \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}} \\
+ & \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}} \\
= & 6 \mathrm{P}_{\mathrm{A} 0}^{2}+12 \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+12 \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+4 \mathrm{P}_{\mathrm{AS}} . \mathrm{P}_{\mathrm{BS}}+6 \mathrm{P}_{\mathrm{B} 0}{ }^{2} \\
& +6 \mathrm{P}_{\mathrm{BS}}^{2} \\
= & 6\left(4.7 \times 10^{-3}\right)^{2}+12\left(4.7 \times 10^{-3} \times 7.9 \times 10^{-3}\right) \\
& +12\left(4.7 \times 10^{-3} \times 6.3 \times 10^{-3}\right)+4\left(1 \times 10^{-3} \times 6.3 \times 10^{-3}\right) \\
& +6\left(7.9 \times 10^{-3}\right)^{2}+6\left(6.3 \times 10^{-3}\right)^{2 *} \\
= & 0.00157
\end{aligned}
$$

$$
\mathbf{R} \cong 99.84 \%
$$

An analysis was conducted to determine the improvement in reliability attained through the addition of the redundant inverter and tee failure sensing and isolation circuits. The probability of failure of the non-redundant inverter shown in figure 7-III is equal to: $P_{F}$ (total) $=3 P_{F}$ (LIVC) as all of the inverters must supply power to the system. Either a short or an open circuit in any of the three inverters will constitute a system failure; therefore,

$$
P_{F}(\text { LIVC Section })=3\left(P_{F S}+P_{F 0}\right)
$$

Where $P_{F S}=$ Probability of a short circuit
and $P_{F 0}=$ Probability of an open circuit
$P_{F}($ LIVC Section $)=3(0.0063+0.0075)=0.0214^{*}$
(This compares to a $P_{F}=0.00157$ for redundant inverters.)
*Reference: tables A-1 through A-4.
b. Analysis of Power Regulator Section - Blocks $A_{1}, \quad A_{2}$, and $A_{3}$ in figure 7-IV perform the function of isolating blocks $B_{1}, B_{2}$, and $B_{3}$ from the system if a short circuit failure occurs. Two $B$ blocks are needed for system requirements. If a channel fails shorted; i. e., $A_{1} \cdot B_{1}$ or $A_{2} \cdot B_{2}$ or $A_{3} \cdot B_{3}$ fails shorted, a system failure wili occur.

The probability of failure of the power regulator is therefore determined as follows: $P_{F}$ (system)

1. $\quad \mathbf{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{A} 20}+\mathrm{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathrm{P}_{\mathrm{A} 10} \cdot \mathbf{P}_{\mathrm{B} 20}+\mathrm{P}_{\mathrm{A} 10} \cdot \mathrm{P}_{\mathrm{B} 30}$

$$
+\mathrm{P}_{\mathrm{A} 10} \mathrm{P}_{\mathrm{B} 2 \mathrm{~S}}+P_{\mathrm{A} 10} \cdot \mathrm{P}_{\mathrm{B} 3 \mathrm{~S}}
$$

2. $\quad \mathbf{P}_{\mathrm{AlS}} \cdot \mathrm{P}_{\mathrm{B} 1 \mathrm{~S}}$
3. $\quad \mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{A} 20}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{A} 30}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{B} 20}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{B} 30}$
$+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{B} 2 \mathrm{~S}}+\mathrm{P}_{\mathrm{B} 10} \cdot \mathrm{P}_{\mathrm{B} 3 \mathrm{~S}}$
4. $\quad \mathbf{P}_{\mathrm{B} 1 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 20}+\mathbf{P}_{\mathrm{B} 1 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathbf{P}_{\mathrm{B} 1 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 20}+\mathrm{P}_{\mathrm{B} 1 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 30}$
$+P_{B 1 S} \cdot P_{B 2 S}+P_{B 1 S} \cdot P_{B 3 S}$
5. $\quad \mathrm{P}_{\mathrm{A} 20} \cdot \mathrm{P}_{\mathrm{A} 30}+\mathrm{P}_{\mathrm{A} 20} \cdot \mathrm{P}_{\mathrm{B} 30}+\mathrm{P}_{\mathrm{A} 20} \cdot \mathrm{P}_{\mathrm{B} 3 \mathrm{~S}}$
6. $\quad P_{A 2 S} \cdot P_{B 2 S}$
7. $\quad \mathbf{P}_{\mathrm{B} 20} \cdot \mathbf{P}_{\mathrm{A} 30}+\mathbf{P}_{\mathrm{B} 20} \cdot \mathbf{P}_{\mathrm{B} 30}+\mathbf{P}_{\mathrm{B} 20} \cdot \mathbf{P}_{\mathrm{B} 3 \mathrm{~S}}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{A} 30}$
$+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathrm{B} 30}+\mathbf{P}_{\mathrm{B} 2 \mathrm{~S}} \cdot \mathbf{P}_{\mathbf{B} 3 \mathrm{~S}}$
8. $\quad \mathbf{P}_{\mathrm{A} 3 \mathrm{~S}} \cdot \mathrm{P}_{\mathrm{B} 3 \mathrm{~S}}$


Figure 7-IV - FAILUFE ISOLATION AND REGULATOR POWER SECTIONS


Figure 7-IV - NON-REDUNDANT REGULATOR POWER SECTION

If $\mathbf{P}_{\mathrm{A} 1}=\mathbf{P}_{\mathrm{A} 2}=\mathbf{P}_{\mathrm{A} 3}$ and $\mathrm{P}_{\mathrm{B} 1}=\mathbf{P}_{\mathrm{B} 2}=\mathbf{P}_{\mathrm{B} 3}$

Then

$$
\begin{aligned}
P_{F} \text { (system) }= & P_{A 0}^{2}+P_{A 0}^{2}+P_{A 0} \cdot P_{B O}+P_{A 0} \cdot P_{\mathrm{B} O}+P_{\mathrm{A} 0} \cdot P_{\mathrm{BS}} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0} \\
& +\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{BO}}^{2}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot P_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}} \\
& +\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{BS}}^{2}+\mathrm{P}_{\mathrm{BS}}^{2} \\
& +\mathrm{P}_{\mathrm{A} 0}^{2}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0} \\
& +\mathrm{P}_{\mathrm{B} 0}^{2}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}
\end{aligned}
$$

Combining terms: $\quad 3 \mathrm{P}_{\mathrm{A} 0}{ }^{2}+6 \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{B} 0}+6 \mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+3 \mathrm{P}_{\mathrm{AS}} \cdot \mathrm{P}_{\mathrm{BS}}$

$$
+6 \mathrm{P}_{\mathrm{BO}} \cdot \mathrm{P}_{\mathrm{BS}}+3 \mathrm{P}_{\mathrm{BO}}{ }^{2}+3 \mathrm{P}_{\mathrm{BS}}{ }^{2}
$$

$$
\begin{aligned}
P_{F}= & 3\left(P_{A 0}{ }^{2}+P_{B 0}{ }^{2}+P_{B S}^{2}+P_{A S} \cdot P_{B S}\right) \\
& +6\left(\mathrm{P}_{\mathrm{A} 0} \cdot P_{\mathrm{B} 0}+\mathrm{P}_{\mathrm{A} 0} \cdot \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \cdot \mathrm{P}_{\mathrm{BS}}\right)
\end{aligned}
$$

Therefore:

$$
\begin{aligned}
\mathbf{P}_{\mathbf{F}}= & 3\left[\left(1.2 \times 10^{-4}\right)^{2}+\left(2.3 \times 10^{-3}\right)^{2}+\left(4 \times 10^{-4}\right)^{2}\right. \\
& \left.+\left(1.2 \times 10^{-4}\right)\left(4 \times 10^{-4}\right)\right] \\
& +6\left[\left(1.2 \times 10^{-4}\right)\left(2.3 \times 10^{-3}\right)+\left(1.2 \times 10^{-4}\right)\left(4 \times 10^{-4}\right)\right. \\
& \left.+\left(2.3 \times 10^{-3}\right)\left(4 \times 10^{-4}\right)\right]
\end{aligned}
$$

$$
=0.00002 \% \text { and Reliability }=0.999976
$$

$$
\text { As: } \begin{aligned}
P_{A O} & =0.00012 * \\
P_{A S} & =0.002 \\
P_{\mathrm{BO}} & =0.0023 \\
P_{\mathrm{BS}} & =0.0004
\end{aligned}
$$

An analysis was also conducted to determine the improvement in reliability attained through the addition of the redundant power regulator and the failure sensing and isolation circuits.

In the non-redundant configuration shown in figure $7-V$, if either $A_{1}$ or $A_{2}$ short circuit (input to output), a power-conditioning system failure would result. An open circuit failure in either inverter would also result in a system failure. The probability of failure for the non-redundant configuration is therefore:

$$
\mathbf{P}_{\mathbf{F}}=\mathbf{P}_{\mathrm{A} 1 \mathrm{~S}}+\mathbf{P}_{\mathrm{A} 2 \mathrm{~S}}+\mathbf{P}_{\mathrm{A} 10}+\mathbf{P}_{\mathrm{A} 20}
$$

If $A_{1}$ is identical to $A_{2}$ then

$$
P_{F}=2\left(P_{A S}+P_{A 0}\right)
$$

Where $P_{\text {AS }}=$ Probability of a short circuit and $\quad P_{A 0}=$ Probability of an open circuit

The probability of failure for the regulator section is:

$$
\begin{aligned}
\mathbf{P}_{\mathbf{F}} & =2(0.0004)+2(0.0023) \\
& =0.0008+0.0046 \\
& =0.0054
\end{aligned}
$$

(This compares to $P_{F}=0.000024$ for redundant power sections.)
*Reference tables A-6 through A-8 in the appendix section.
c. Analysis of the Regulator Drive Control Section - The probability of success for the standby redundant regulator drive control section shown in figure 7-VI was determined by the standby redundancy relationship*:

$$
\mathbf{R}=e^{-\lambda o t}\left[1+\left(\frac{\lambda 0}{\lambda s}\right)\left(1-e^{-\lambda s t}\right) R s w\right]
$$

Where:

$$
\begin{aligned}
\lambda 0= & \text { The failure rate of the primary drive control } \\
R= & \text { The reliability of the redundant configuration } \\
\lambda \mathrm{s}= & \text { The failure rate of the standby circuit } \\
\mathrm{t}= & \text { The mission time duration } \\
\text { Rsw }= & \text { The switching reliability } \\
\lambda 0= & \lambda \mathrm{s}=0.057 / 1000 \text { hours*** } \\
\mathrm{t}= & 2.63 \times 10^{4} \text { hours } \\
& \lambda \text { ot }=\lambda s t=5.7 \times 10-7 \times 2.63 \times 10^{4}=14.99 \times 10-3 \\
& e^{-\lambda o t}=e^{-\lambda s t} \cong 0.85 \\
R= & 0.985[1+1(1-0.985) 0.9989]^{* *} \\
= & 0.985[1+1(.01498)] \\
R= & 0.99976
\end{aligned}
$$

*"A Comprehensive Reliability Analysis of Redurdant Systems," R. S. Pringle and P. M. Gresho, Journal of Spacecraft, Volume 4, Number 5, May, 1967.
** Reference: table A-10
*** Reference: table A-11


Figure 7-VI - REGULATOR DRIVE CONTROL FEDUNDANT CONFIGURATION


Figure 7-VII - REDUNDANT LIVCR RELIABILITY DIAGRAM

## d. Analysis of Power Regulator Section with Output Capacitor Failure

 Isolation Provisions - Addition of the PWM output capacitor and freewheeling diode failure-sensing and isolation circuits required addition of the output capacitor and free-wheeling diode failure rates into the probability equation given in the analysis of the tri-redundant regulator. Therefore:$$
\begin{aligned}
P_{F}= & 3\left(P_{A 0}^{2}+P_{B O}^{2}+P_{B S}^{2}+P_{A S} P_{B S}\right) \\
& +6\left(P_{A 0} P_{B O}+P_{A 0} P_{B S}+P_{B O} P_{B S}\right)
\end{aligned}
$$

is applicable. Added components effectively increased $P_{A 0}$ from 0.00012 to 0.0007 . $P_{A S}$ and $P_{B 0}$ did not change and $P_{B S}$ increased from 0.0004 to . 0030.

$$
\begin{aligned}
& P_{A 0}=0.0007, P_{A S}=0.002 \\
& P_{B 0}=0.0023, P_{B S}=0.003 \\
& P_{F}=3\left(P_{A 0}^{2}+F_{B 0}^{2}+P_{B S}^{2}+P_{A S} P_{B S}\right. \\
& +6\left(\mathrm{P}_{\mathrm{A} 0} \mathrm{P}_{\mathrm{BO}}+\mathrm{P}_{\mathrm{AO}} \mathrm{P}_{\mathrm{BS}}+\mathrm{P}_{\mathrm{B} 0} \mathrm{P}_{\mathrm{BS}}\right. \\
& =3\left[\left(7 \times 10^{-3}\right)^{2}+\left(2.3 \times 10^{-3}\right)^{2}+\left(3 \times 10^{-3}\right)^{2}+\left(2 \times 10^{-3}\right)\left(3 \times 10^{-3}\right)\right] \\
& +6\left[\left(7 \times 10^{-4}\right)\left(2.3 \times 10^{-3}\right)+\left(7 \times 10^{-4}\right)\left(3 \times 10^{-3}\right)\right. \\
& \left.+\left(2.3 \times 10^{-3}\right)\left(3 \times 10^{-3}\right)\right] \\
& =3\left[49 \times 10^{-6}+5.29 \times 10^{-6}+9 \times 10^{-6}+6 \times 10^{-6}\right] \\
& +6\left[1.61 \times 10^{-6}+2.1 \times 10^{-6}+6.9 \times 10^{-6}\right] \\
& =3\left(69.3 \times 10^{-6}\right)+6\left(10.6 \times 10^{-6}\right)=207.9 \times 10^{-6}+63.6 \times 10^{-6} \\
& =271.5 \times 10^{-6}=2.71 \times 10^{-4} \\
& =0.9997
\end{aligned}
$$

e. Analysis of LIVC Section with Output Capacitor Failure Isolation Provisions -

The LIVC output capacitor failure-sensing and isolation circuit effectively reduces probability of system failure due to a shorted capacitor to a negligible value. Addition of the circuit does, however, increase the probability of failures that would isolate a power converter from the system. The failure rate for open inverter failures was increased by 0.0057 percent / 1000 hours. (See appendix A, tables 12 and 13.)

The LIVC redundant equation

$$
P_{F}=6 \mathrm{P}_{\mathrm{A} 0}^{2}+12 \mathrm{P}_{\mathrm{A} 0} \mathrm{P}_{\mathrm{B} 0}+12 \mathrm{P}_{\mathrm{A} 0} \mathrm{P}_{\mathrm{BS}}+4 \mathrm{P}_{\mathrm{AS}} \mathrm{P}_{\mathrm{BS}}+6 \mathrm{P}_{\mathrm{B} 0}^{2}+6 \mathrm{P}_{\mathrm{BS}}^{2}
$$

was used to evaluate the revised reliability estimate for the LIVC section. The revi , ed reliability of the LIVC sections and the now included output capacitor is 0.9983 .
f. Resulting Redundant LIVCR Configuration Reliability - Subsequent to the determination of the reliability of the LIVC, regulator power, and regulator drive sections, a new probability diagram for the total power-conditioning system was drawn as shown in figure 7 -VII. The system reliability is therefore the product of the probability of success of the sections; i. e.,

$$
\begin{aligned}
R_{\text {system }} & =R_{1} \times R_{2} \times R_{3} \times R_{4} \times R_{5} \\
& =0.9984 \times 1.9989 \times 1.9999 \times 0.9974 \times 0.99976^{*}
\end{aligned}
$$

[^0]Since the system operation has been described by a series probability diagram, it can be easily shown that reliability improvement can be achieved by combining these system functions in a logical manner. This has been done by combining the PWM output capacitors and free-wheeling diodes as an integral part of the regulator power section and also by combining the LIVC output capacitors with the LIVC section. These combinations are presented in the following paragraphs with the PWM output capacitor and freewheeling diode failure-sensing and isolation circuit combined with the regulator power section.

The system reliability computation, $R$ system, was then computed in the manner shown below:

$$
\begin{aligned}
\mathbf{R} \text { system }= & R \text { (LIVC Sections) } \times R \text { (LIVC output capacitors) } \\
& \times R(\text { Regulator power section) } \times R(\text { Regulator drive control) } \\
= & 0.9984 \times 0.9989 \times 0.9997 \times 0.99976 \\
= & 99.68 \%
\end{aligned}
$$

The system reliability computation, $\mathbf{R}$ system, with the LIVC output capacitor and the PWM output capacitor and free-wheeling diode failure-sensing and isolation circuits, was then computed in the following manner:

```
R system = R(LIVC Section) x R(Regulator power section)
    x R(Regulator drive control section)
=0.9983 }\times0.9997\times0.9997
= 99.78%
```


## 3. Testing and Performence

Testing conducted on the total LIVCR redundant configuration included quite extensive design testing and Evaluation Department preshipment testing (appendix B). These tests were conducted in addition to the design evaluation of each module's performance and of the interface between specific modules performed earlier in the program. The primary difference noted in testing the total configuration (versus simple modules, etc.) was the small signal noise generated by some sections which then affected performance of others. The noise generation was amplified by line fluctuations and other noise inherent in the laboratory. The generated noise primarily affected the failure identification logic. While the initial performance which resulted was not totally unacceptable, design changes were made to eliminate the noise influence on performance.

Specific modes of operation which were improved include: (1) the positive and immediate correction of all failures regardless of the previous order of failure simulations and (2) the decreased time required to sense and isolate or correct a simulated failure. The response time between failure occurrence and correction exhibited by the delivered model is not the minimum attainable with the technology implemented. The performance exhibited, however, is adequate to prove feasibility of the concepts. Knowing specific requirements of a real application would allow the designer to specify component values to move the performance characteristics in the direction desired.

During evaluation of the LIVCR performance, the four redundant LIVCs were first operated into a resistive load. Phase separation of approximately $45^{\circ}$ was found to be characteristic throughout the testing with four units operational. The failure isolation circuitry performed satisfactorily both with common and independent LIVC inputs from simulated RTGs. When operating from a common input, the efficiency of the configuration decreased only slightly (few percent), while maintaining the load when an LIVC failure was simulated and effectively isolated. During operation from separate
inputs, the efficiency of the configuration did not change, but the total source power which could be utilized was decreased when an LIVC failure was simulated (no source switching). The typical LIVC efficiencies measured are shown in table I.

## TABLE I

## TYPICAL LIVC EFFICIENCY <br> (COMMON INPUTS)

| Number of <br> Operating LIVCs | Input <br> Voltage | Output <br> Voltage | Output <br> Power (Watts) | Efficiency <br> 1 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 3.0 | 38.0 | 75 | $87 \%$ |
| 2 | 3.0 | 50.0 | 38.0 | 150 |
| 3 | 3.0 | 38.0 | 206 | $92 \%$ |
| 4 | 3.0 | 38.0 | 265 | $87 \%$ |
| 4 |  |  |  | $86 \%$ |

The LIVC efficiency was still increasing with load, indicating that the fixed losses were still greater than those proportional to load. All efficiency figures include the losses of the input transistor switch. It should be noted that the output voltage is quite high ( 38 volts at 3.0 volts in), considering the 28 -volt regulator output. While this requires that the regulator work harder and decrease its efficiency, the higher LIVC output voltage separates the input voltage level at which the regulator input impedance changes and the maximum power point voltage of the intended RTG source. The indicated separation, while more than adequate, tends to promote a smoother transition through the maximum power point. A regulated output is actually allowed with input voltages as low as 2.6 volts, providing the source power capability is adequate.

The efficiency characteristics of the total LIVCR redundant configuration is shown in figure 8. Efficiencies of greater than 75 percent are realized over the load range of approximately 125 watts to 375 watts. The losses of the LIVC input switch and other failure isolation circuitry ar included in this determination. Utilizing the information in figure 8 and table $I_{\text {, }}$ a regulator efficiency of approximately 90 percent is characteristic with a 3.0 -volt LIVC input. As stated previously, the regulator efficiency would be higher if the LIVC output voltage were lower.

There is reason to believe that the output ripple reported in appendix $B$ includes some line ripple. The ripple period is indicated to be 4 milliseconds which corresponds more to the line frequency of the source (simulating the RTG) than the 2.7-kilohertz frequency of the regulator.

The overall performance of the redundant LIVCR was measured to be quite satisfactory. The advantages of the technology incorporated, borne out in laboratory testing, indicate a significant contribution to power-conditioning capabilities for future space flight application.

## 4. Redundant Configuration Considerations

The specification of a redundant RTG-LIVCR configuration is dependent on (1) the failure modes predominant in resnective sections, (2) the relative ease with which these modes can be compensated for in specific configurations, and (3) operating characteristics of each section, during normal conditions, which are a function of the configuration. Some initial consideration was given to various configurations in the third quarterly. report (section I. B. 5, $\mathrm{pp}, 20-25$ ). In that discussion, it was implied that proven reliability figures for the RTG had not been secured; the lack of proven reliability data makes it unrealistic to positively recommend specific configurations involving the RTG. General observations concerning the RTG configuration and additional effects on the LIVCR, however, are discussed in the following paragraphs.


A common RTG output-common LIVC input would yield the simplest failure-isolation ci cuitry for each, while realizing maximum usage of operational modules after iedundant failures. Incorporation of an SCR overvoltage circuit (igure 3)for the RTGs in each LIVC output, however, is not then permissible uniess each LIVC in the redundant configuration is capable of handling the iotal RTGs maximum output current. The firing of a single SCR circuit would require the associated LIVC to handle the total RTG output for thet half-cycle. The SCR circuit to fire, and the LIVC to conduct, next would be somewhat random and depend on specific SCR gate characteristics and the external load. In each case, however, the single LIVC must indeed be capable of handling the total RTG output. Sizing each LIVC to handle this maximum current will require a significant sacrifice (increase) in total LiVC weight and volume unless the degree of redundancy is limited to two. With a redundancy of only two, each must be designed to handle full RTG output anyway; however, if a redundancy of three were characteristic, the designer would normally expect that each would instead be required to handle a maximum of one-half the RTG output (assuming one failure allowable). Requiring each of three to handle full rather than one-half the RTG output would result in approximately twice the total LIVC size and weight; the sacrifice becomes even more severe as redundancy is increased.

An approach which may lend itself to a common RTG output-LIVC input without requiring a weight sacrifice involves a transistor, shunt-type PWM regulator in the common LIVC output. The shunt PWM regulator would then provide both output voltige regulation and RTG overvoltage protection. The LIVC output would then be short-circuited for a portion of each regulator cycle, even during normal load conditions. The LIVCs would normally share current quite well with a common output short circuit; if current sharing is not realized, a current level sense transformer controlling the input switch could be incorporated to protect against excessive current conduction by any one LIVC. A very significant and undesirable feature of this mode of operation,
however. is that synchronization of the redundant LIVCs could be upset by operation of the shunt PWM regulator. It is possible that LIVC synchionization can be maintained, however, if the shunt PWM regulator frequency is an even multiple of the LIVCs and is synchronized with the LIVCs.

Separate LIVC inputs provide several LIVC operating advantages; however, more complex switching provisions at the RTG-LIVC interface are required for maximum usage of operational modules after redundant failures. The advantages include: (1) more positive current sharing. (2) allowing use of SCR overvoltage circuits, and (3) easier LIVC starting. Additional switch paths (versus common input) would have to be provided to enable an RTG to be used after its originally associated LIVC fails, or vice versa.

A realistic configuration compromise may involve limited common inputs. For example, two sets of two parallel-connected RTGs could power two sets of two parallel LIVCs. Several other alternatives exist to make both a common input or a separate input configuration feasible. The final configuration chosen will be dependent on power levels involved and more complete RTG reliability data.

## 5. Package Layout and General Operating Procedures

The package layout of the delivered model (Honeywell \#G2554A1) is basically of the breadboard, modular adcition type. A top view of the model is shown in figure 1; front and back views are shown in figures 9 and 10 respectively.

Each of the four redundant LIVCs has a self-contained transistor input switch; the terminals of the transistor switch can be seen in figure 9 on the positive input plates. Small signal interwiring between LIVCs provides the connections necessary to effect phase-separated LIVC oscillator synchronization.


Figure 9 - LIVCR G2554A1, FRONT VIEW


Figure 10 - LIVCR G2554A1, BACK VIEW

The three redundant PWM regulator power sections are located near the regulator output terminals (figure 10). The respective failure-sensing and isolation circuitry is located on board number 14 ; the output capacitors and choke coils are located on board number 15.

The two redundant PWM regulator drive and control with automatic failuresensing circuits are located near the operating instruction tag. The top two boards (number 19 and number 20) in each stack contain the regulator concrol electronics; circuit boards number 21 contain the high-voltage sensing and failure identification circuits; the bottom boards, number 22, contain drive circuit elements and the respective drive isolation switches. The lowvoltage sensing and conditioning circuitry is located on boara number 17 between the drive and control electronics and regulator power sections.

The operating instructions indicated on the model are reasonably complete. They will be repeated here, however, with additional explanation for report completeness.

1. Do not exceed input voltage of 6.0 volts. If the voltage were exceeded, voltage stress exceeding the ratings would be put on the input switch (when off) and the secondary circuitry.
2. If SCR circuits are connected, operate only with separate IIVC inpuis from high-impedance sources. A common input or a low-impedance source connection could cause excessive individual LIVC loading when its SCR circuit fires.
3. To connect the SCR circuit, wire zener diode ( 45 to 60 volts) on each LIVC output with cathode on terminal 1 and anode on terminal 2. The zener diode will connect the SCR gates to allow firing upon receiving a high-voltage signal.
4. If operated from separate high-impedance sources, the 100 -ohm resistor on the input switch should be changed to 22 ohms (R70 on schematic). See figure 6. If the resistor ( R 70 ) is too large, the voltage drop across it will turn on the input switch even when it is desired off.
5. To reset relays isolating PWM power transistors, LIVCR input power should be removec. The relays latch when activated and voltage must be decreased to break latching current flow.
6. To simulate PWM control, "no drive failure, " short point 3 (base of Q14 on schematic) to ground. Other points for failure simulation can also be selected on circuit boards if desired.
7. To simulate PWM control, "drive, or full on, failure," short point 4 (collector of Q14) to ground. Again this is one of several possible simulations, but is quite representative and convenient for exercising the failuresensing and compensation circuitry.

The output voltage and overload current set points can be adjusted with potentiometers R18 and R6 respectively. The output voltage levels for the respective control circuits have purposely been set differently to aid in determining which is assuming control.

## II. REVIEW OF PROGRAM ACCOMPLISITMENTS

## A. SYNCHRONIZATION OF FOUR REDUNDANT LIVCs

The synchronization circuitry developed by Honeywell on contract NAS-5-9212 for two and three redundant LIVCs respectively was extended on this contract (NAS-5-10148) to provide phase-separated synchronization of four redundant LIVCs. The synchronization circuit, as incorporated in the delivered model, is shown in figure 11. General design postulates used in its development and the performance exhibited is commensurate with that for two and three LIVCs. The hasic circuitry algebraically sums individual LIVC phase voltages; apilication of thuse summations to respective LIVCs frequency determining inductors effects phase separation between respective oscillator switchings. Advantages provided by this operation are: 1) reduction of line transients and related component stress, 2) improved stability, and 3) the provision for polyphase AC outputs.

Specific operating characteristics ivefore and after failure simulation in respective LIVCs include:

1. Synchronization frequency is proportional to the LIVC input voltage. The frequency increases approximately 25 percent when only three of four are operating; frequency increases 33 percent (compared to four operatins) when only two of four are operating.
2. Phase separation is nıaintained. When tour LIVCs are operational, phase separation is approximately 45 degrees. If failures occur, separation is dependent on failure but minimum of 30 degrees is maintained in all cases.
3. Synchronization is reliably established upon stirting the LIVCs.
4. Failures of single LIVCs are not adversely linked to other operational LIVCs.


Fiģure 11 - SYNCHRONIZATION CIRCUIT FOR FOUR LIVCS
5. The basically desirable features of current feedback LIVCs are maintained.

The stated performance has been proven through quite extensive laboratory testing and is indeed borne out by the delivered model's' performance. This extended technology provides the designer additional latitude in specifying the degree of LIVC redundancy for space power applications.

A second approach, to synchronize four LIVCs, was also considered (figure 7, first quarterly report); however, the approach presented in figure 11 is much more feasible.

## B. LIVC FAILURE SENSING AND ISOLATION

One of the most significant accomplishments during this program has been the development of a low-loss, controlled transistor switch for parallel LIVCs inputs. This development enables the designer to realize true redundancy in a parallel LIVC configuration to effect higher conversion function reliability. Size and weight of the transistor switch is less than many competitive electromechanical devices for the same function. The comparable transistor switch cost would be less, efficiency higher. Automatic LIVC failure-sensing and compensation i wherent in the provided switch drive circuit enables one to decrease the time between failure occurrence and connection. Decreased failure correction response time reduces the time during which substandard performance may be characteristic and the time a specific component may be overstressed by the failure's presence.

The circuit diagram for the LIVC input switch is shown in figure 6. A current transformer provides drive to the transistor switch with a nearly constant forced current gain. Neglecting slight changes in the LIVC efficiency, the ratio of input current to power transformer
output current is constant; the transistor switch drive current is a direct ratio of the power transformer output current. Transistor switch power loss, including drive circuitry in the delivered nodel, is typically 10 watts with 100 amperes input. Efficient switch connection is provided even with an LIVC output short circuit. Effective isolation is provided by the switch if drive is removed.

The automatic LIVC failure compensation inherent in the current transformer drive isolates failures, including an LIVC short circuit in the input capacitor, power transistors and power transformer. Isolation of output rectifier failures is also inherently provided if an isolation diode is incorporated between individual LIVCs rectified outputs and the common regulator input.

A circuit used in conjunction with the input switch to isolate LIVC output capacitors is shown in figure 12. This circuit was discussed in detail in the third quarterly report (pp. 13-15). Inclusion of this circuit is left to the designer's discretion and would depend primarily on the type of output capacitor used. The reliability analysis conducted did indicate an increase in reliability from 0.996 to 0.998 wit. the circuit inclusion and the failure rates assumed.

## C. PWM REGULATOR POWER SECTION FAILURE SENSING AND ISOLATION

The PWM power section failure-compensation circuitry effectively isolates the most common failure mode, a short of the chopping or regulating transistor if it occurs. An open-circuit-type failure provides its own isolation. The short-circuit failure is defined when the transistor conducts but no drive is being supplied to it.


This failure is effectively sensed and isolated with the circuit of figure 5. A relay serves as the isolating switch in the delivered model; however, a transistor could instead be incorporated to provide the isolation.

The isolating switch can also be used to compensate for PWM free-wheeling diode or output capacitor failures if used with the circuit in figure 13. This circuit was not incorporated in the delivered model. The reliability analysis conducted the fourth quarter did indicate an increased power section (three redundant branches) from 0.997 to 0.999 with the circuit inclusion and for the failure rates assumed.

## D. PWM DRIVE AND CONTROL WITH FAILURE SENSING AND ISOLATION

 The model delivered on this program incorporates two standby redundant PWM drive and control circuits. Automatic failure compensation is provided through performance sense circuitry, logic failure identification, and transistor switches. A failure in the drive and control circuitry is defined when:1. The output voltage is low and no drive is being supplied, or when
2. The output voltage is high and drive is being supplied.

When a failure is sensed, the circuit controlling is automatically removed and a new functional circuit is introduced. Several modifications in the drive circuitry were implemented to improve the performance over wide load and input voltage ranges during this program.

The circuit, as implemented in the model, is shown in figure 4. The circuit features bistable operation of the respective failure identification logic, shaping of the low-voltage signai, and adequate drive to the chopping transistor and the circuit select transistor switch during all modes of operation.

Figure 13 - SENSING AND ISOLATION OF' SHORTED PWM OUTPUT LAFACITOR

## E. DECREASING UNBALANCE IN THE LIVC FEEDBACK TRANSFORMER

 A circuit was developed during the second and third quarter to equalize the volts per turn on the current feedback transformer during succeeding halfcycles. Equalizing the volts per turn and assuming equal duration of succeeding half-cycles effects equal flux change and balance in the transformer core. The closed-loop approach, shown in figure 14, involves:1. Sensing the volts per turn.
2. Comparing the sensed voltage to the average of several cycles.
3. Subtracting drive current from that power transistor which exhibits a higher drive-winding voltage.

The fixed amp-turn input (for a specific LIVC ; it current) to the current transformer and the resistive characteristics of the swer transistors emitterbase junctions are inherent properties used to an advantage in achieving control. Equal volts per turn on succeeding half-cycles are not necessarily characteristic immediately on starting, but are established within a few cycles. While shown to be effective, this circuit is meant only to supplement matching of transistor emitter-base characteristics and transformer design to avoid half-cycle unbalance. The circuit does have significant advantages in that control can be exercised without excessive power dissipation:

This circuit was not incorporated in the delivered model because (1) no half-cycle unbalance was noted during testing and (2) half-cycle urbalance, should it occur, is not a severe problem when operating from the intendea RTG sources.


Figure 14 - CURRENT FEEDBACK CONTROL CIRCUIT FOR EQUAL TRANSFORMER DRIVE

## III. NEW TECHNOLOGY

The new technology established on this program has been reported in previous quarterly reports. During this fourth quarter, some of these circuits have been modified but modifications primarily involved actual implementation rather than basic concepts. The most significant accomplishments of the program are the following:

1. Phase-separated synchronization of four redundant LIVCs.
2. A low-ioss transistor input switch and associated drive circuit to provide isolation of failures in parallel LIVCs.
3. Failure-sensing and isolation circuitry for the parallel PWM regulator power sections.
4. Failure-sensing and compensation circuitry to automatically select one of two PWM drive and control sections in standby redundancy.
5. Closed-loop control in the LIVC current feedback transformer to decrease half-cycle unbalance.

These concepts have been proven in laboratory testing and appear to be significant advances in the field of power conditioning for space applications.

## IV. CONCLUSIONS AND RECOMMENDATIONS

This program (NAS-5-10148) has contributed significant improvements in power-conditioning technology for space applications. The increased reliability afforded the power system by these developments directly increases the probability of success for the total space mission. Because the successful operation of the data-gathering system, telemetry, etc., are directly cependent on the supply of electrical power, proper operation of the power system is indeed a key factor in determining mission success. The results of this program increase the probability of not otily supplying electrical power, but minimizing momentary interruption of the power for the full duration of the long-time space missions planned in the future. In essence, the results from this program enable the designer to fully realize the high reliability potential established in the previous program (NAS-5-9212).

The automatic failure-correctic circuitry developed reduces the time required for failure correction and reduces the time period during which substandard power suprly performance may exist. The automatic features decrease the telemetry channels required as they eliminate the need fcr telemetry monitoring and command switching in the space power supply redundant sections.

Synchronization circuitry for four LIVCs maintains approximately 45-degree phase separation between respective oscillator switchings. Phase separation between operating units is also maintained after failures occur in individual LIVCs. The phase-separated operation reduces line transients and component stress, improves stability, and provides a capability for polyphase AC outputs.

The equality of phase separation is dependent on equal LIVC input voltages and identical switching inductors.

The design guidelines and basic operation of the synchronization circuit for four LIVCs is commensurate with those established on contract NAS-5-9212 for two and three LIVCs respectively.

- An LIVC transistor input switch can provide efficient connection and/or effective isolation for LIVCs in a parallel configuration. The transistor switch drive circuit effects a constant forced current gain and inherently provides an automatic failure sensing and compensation through the switch. The reliability analysis conducted during the fourth quarter, with the switch included in a four redundant system, indicates a conversion function failure decrease from 0.0214 to 0.00157 for a three-year mission using failure rates stated in appendix A.

The LIVC failure-isolation circuitry, incorporated in the delivered model, isolates short-circuit failures of the input capacitor, powe: transistors, and power transformer. Introduction of an output isolation diode enables the incorporated circuit to isolate output rectifier fai.ures. Complementary circuitry enables output capacitor failures to be isolated with the LIVC input switch and output isolation diode.

The nominal voltage sind switching requirements of the LIVC transistor input switch allow the transistor to be selected for lower saturation voltage properties than would be characieristic if these requirements were more stringent.

The PWM regulator power sections connected in parallel provide redundancy through the automatic failure-isolation circuitry. The projected failure probability would decrease from 0.0054 to 0.000024 on a thee-year mission, according to failure rates of appendix $A$ and a redandancy of three.

A complementary circuit to enable the designer to isolate failures in the free-wheeling diodes and output capacitor can be effectively incorporated, if desired.

The relay isolating switch incorporated for each PWM power section, in the delivered model, could be replaced with a transistor. However, drive circuit provision would have to be incorporated for the transistor.

The PWM regulator drive and control circuit modifications incorporated on this program facilitate isolation of failures and insure adequate drive over widely varying input voltage and load ranges. The regulator drive is basically proportional to LIVC output current but is supplemented by voltage proportional drive at light load.

The PWM regulator drive and control failure compensation circuitry performs very satisfactorily in selecting one of two circuits in standby redundancy. Bistable operation of respective failure-identification logic and other signal processing significantly reduces the circuits susceptibility to noise.

A closed-loop control on the LIVC current feedback transformer can reduce core unbalance tendencies in the same manner. The circuit approach developed is intended to complement, rather than replace, established techniques to reduce half-cycle unbalances.

A common RTG output-common LIVC input configuration yields the simplest failure-isolation circuitry for each, while realizing maximum usage of operational modules after redundant failures.

The SCR overvoltage (of RTG) circuit provides significant advantages in its simplicity and effective operation. However, this circuit should not be incorporated in single LIVC outputs of a redundant configuration, when a common LIVC input is characteristic, unless each LIVC is capable of handling the maximum total RTG output.

A shunt-type PWM regulator which provides RTG overvoltage protection and output regulation should be considered in future work. It is recommended that the shunt regulator frequency be an even multiple of the LIVCs and synchronized to avoid upsetting LiVC synchronization.

APPENDIX A

## RELIABILITY DATA



[^1]
$$
\varepsilon-\forall \text { đTgVI }
$$
PO $_{\text {O }}$ DETERMINATION OF THE LIVC
(PIECE PART DRIFT FAILURE MODES NOT CO

| $\begin{aligned} & \text { PART(S) AND } \\ & \text { REFERENCE } \\ & \text { DESIGNATIOW(S) } \end{aligned}$ | $\begin{aligned} & \text { FAILURE } \\ & \% \text { RATE } \\ & \% \text { HRS. } \end{aligned}$ | FAILURE MODES THAT EFFECTIVELY OPEN THE LIVC | OCCURENCE OF "THE FAILURE MODE* (\%) | total failure rate $\% / \mathbf{1 0 0 0}$ HOURS |
| :---: | :---: | :---: | :---: | :---: |
| DIODES, CR1, CR2 | 0.00075 | BOTH SHORTED | 40 | 0.0006 |
| $\begin{aligned} & \text { DIODES } \\ & \text { CR5, CR6 } \end{aligned}$ | 0.00075 | BOTH SHORTED | 40 | 0.0006 |
| TRANSISTORS, $Q_{2} \text { AND } Q_{3}$ | $10(0.0062)$ | SHORT: BASE-EMITTER | 2.5 | 0.00155 |
| TRANSFORMER $T-1$ | 0.100 | SHORT OR OPEN | 24 | 0.0240 |
| TRANSFORMER T-5 | 0.100 | OPEN $\mathrm{N}_{1} \mathrm{OR} \mathrm{N}_{2}$ | 3.3 | 0.0033 |
| $\square$ TOTAL |  |  |  | 0.030 |

[^2]TABLE A-4
(PIECE PART DRIFT FAILURE MODES NOT CONSIDERED)

| $\begin{aligned} & \text { PART (S) AND } \\ & \text { REFEREHCE } \\ & \text { DESGUATION (S) } \end{aligned}$ | $\begin{gathered} \text { FAILURE } \\ \text { RATE } \\ \% / 1000 \text { HRS. } \end{gathered}$ | FAILURE MODES THAT EFFECTIVELY SHORT THE LIVC | OCCURENCE OF THE <br> FAILURE MODE(S)* (\%) | TOTAL FAILURE RATE $\% / 1000$ HOURS |
| :---: | :---: | :---: | :---: | :---: |
| POWER TRANSISTORS $Q_{2}, a_{3}$ | 10 (0.0062) | SHORT: COLLECTOREMITTER, COLLECTORBASE | 12.5 | 0.00775 |
| TRANSFORMER $T_{1}$ | 0.100 | $\mathrm{N}_{3}$ OPEN | 2 | 0.002 |
| TRANSFORMER $T_{5}$ | 0.100 | SHORT: $\mathrm{N}_{1}, \mathrm{~N}_{2}, \mathrm{~N}_{3}, \mathrm{~N}_{4}$, $\mathrm{N}_{5} ;$ OPEN: $\mathrm{N}_{3}$ | 14.2 | 0.0142 |
| TOTAL 0.02395 |  |  |  |  |

[^3]
$P_{0}$ determination ( $\mathrm{P}_{\text {AO }}$ ) PWM TRANSISTOR FAILURE SENSING AND ISOLATION (PIECE-PART DRIFT FAILURES NOT CONSIDERED)

| $\begin{aligned} & \text { PART AMD } \\ & \text { REFEREMCE } \\ & \text { DESIGMTION } \end{aligned}$ | $\begin{gathered} \text { FALLURE } \\ \text { RATE } \\ \times / 1000 \text { HRS. } \end{gathered}$ | FAILURE MODES THAT EFFECICUIT | \% OF THE TOTAL <br> F. THAT THE FAllURE MODE OCCURS* | F OF THE OPEN fallure mode $\% / 1000$ HOURS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TRANSISTOR } \\ & \mathbf{Q}_{2} \end{aligned}$ | 0.001 | SHORT: COLLECTOR-EMITter or collector-base | 5 | 0.00005 |
| $\begin{aligned} & \text { RESISTORS } \\ & R_{7}, R_{8} \end{aligned}$ | 0.0002 | OPEN | 10 | 0.00002 |
| transistor $0_{6}$ | 0.001 | SHORT: BASE-EMMTTER OR OPEN BASE, EMMTTER OR COLLECTOR | 12.5 | 0.000125 |
| $\begin{aligned} & \text { TRMMSISTOR } \\ & Q_{7} \end{aligned}$ | 0.001 | SHORT: BASE-EMITTER OR OPEM BASE, EMMTTER OR COLLECTOR | 25 | 0.00025 |
| TOTAL 0.000445 |  |  |  |  |

- REPEREMCE: G.E. MAMMM TRA-873-74 $P_{0}=1-0^{-\lambda t}$
$\lambda t=4.45 \times 10^{-9} \times 2.63 \times 10^{4}$
$\lambda t=1.17 \times 10^{4}=0.0012$
$P_{0} 0.00012$
TABLE A-8
PSETERMINAT
PWM TRANSISTOR C

| atu - | W101 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \$100.0 | s. 21 |  | (900'00 2 |  |
| symot 0002/\% <br>  |  WIOL $3110 \%$ |  |  |  divy Lyd |

> $\lambda t=1.5 \times 10^{-8} \times 2.63 \times 10^{4}=3.94 \times 10^{-4}$
> $P_{s} \cong 0.0004$


* Reference: G.E. manual tra-873-74
* ESTIMATE $P_{0}=1-e^{-\lambda t}$
$\lambda t=8.7 \times 10^{-8} \times 2.63 \times 10^{4}=2.29 \times 10^{-3} \times 0.0023$
$\therefore P_{0} \approx 0.0023$
TABLE A-9
OUTPUT CAPACITOR AND FREE-WHEELING DIODES

| PART AND REFERENCE DESIGMATION | $\begin{gathered} \text { FAILURE } \\ \% \text { RATE (Fr) } \\ \% / 1000 \text { hRS. } \end{gathered}$ | FAILURE MODES THAT WILL SHORT THE CIRCUIT | \% OF THE TOTAL <br> $F_{p}$ THAT THE FAILURE MODE OCCURS | F OF THE OPEN ${ }^{\text {PFAILURE MODE }}$ $\% / 1000$ HOURS |
| :---: | :---: | :---: | :---: | :---: |
| PWM OUTPUT | 0.0032 | SHORT | 50 | 0.0016 |
| PWM FREE- | 0.005 | SHORT | 35 | 0.0018 |
| tetal |  |  |  | 0.0033 |
| $P_{\text {S }}=1-e^{\lambda t}$ |  |  |  |  |
| $\lambda t=3\left(3.3 \times 10^{-8} \times 2.63 \times 10^{4}\right)=2.6 \times 10^{-3}$ |  |  |  |  |
| $P_{\text {S }}=0.0026$ |  |  |  |  |

TABLE A. 10
RELIABILITY ESTIMATE
RFGULATOR DRIVE CONTROL CIRCUITS

| PART NAME | PART TYPE | $N$ | GENERAL <br> FAILURE RATE $\% / 1000$ HOURS | TOTAL Failure rate $\% / 1000$ HOURS |
| :---: | :---: | :---: | :---: | :---: |
| RESISTOR | TIN OXIDE | 17 | 0.0006 | 0.0102 |
| RESISTOR | WIRE WOUND | 2 | 0.0009 | 0.0018 |
| DIODES | GENERAL-PURPOSE | 6 | 0.00075 | 0.0045 |
| blodes | ZENER | 2 | 0.003 | 0.006 |
| TRANSISTOR | UNIJUNCTION | 1 | 0.010 | 0.010 |
| TRAMSISTOR | SMALL SIGNAL | 6 | 0.001 | 0.006 |
| TRAMSISTOR | MEDIUM SIGNAL | 1 | 0.002 | 0.002 |
| TRANSISTOR | POWER, Gc., 10\% STRESS | 1 | 0.00432 | 0.00432 |
| CAPACITOR | SOLID TANTALUM | 6 | 0.002 | 0.012 |
| CAPACITOR | CERAMIC | 1 | 0.00075 | 0.00075 |
| TOTAL $=\lambda_{0}=\lambda_{s}$ |  |  |  | 0.057 |

$\lambda_{0} t=\lambda_{S} t=0.01499$
$R=e^{-\lambda t} \cong 0.985$

TABLE A-11
DETERMINATION OF $R_{S W}$

## REGULATOR DRIVE CONTROL SWITCHING TRANSISTORS

Failure Rate $=0.0043 \% / 1000$ Hours X 2 transistor $=0.0086$
(percentage of failures due to shorts)
$=0.0086 \times 12.5 \%=0.0011$
$R_{S W}=e^{-\dot{A}} \quad .9989$

| TABLE A-12 <br> $P_{O}$ DETERMINATION <br> Probability of failure-sensing circuit failing in a mode that would isolate the verter from the system) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LIVC output capacitor short-circuit, failure-sensing circuit |  |  |  |  |
| PART AND REFERENCE DESIGNATION | $\begin{aligned} & \text { FAILURE } \\ & \text { RATE } \\ & \% / 1000 \text { HRS. } \end{aligned}$ | FAILURE MODES THAT WILL RESULT IN AN OPEN INVERTER | \% OF THE TOTAL <br> $F_{\mathrm{r}}$ that the fallure MODE OCCURS* | F OF THE OPEN <br> ( $\% / 1000$ HOURS <br> FAILURE MODE \%/1000 HOURS |
| CR3, SILICON ZEMER DIODE | 0.003 | OPEN | 20 | 0.0006 |
| $Q_{1}$, TRANSISTOR GERMANIUM | 0.006 | SHORT: BASE-EMITTER OR OPEN BASE, EMITTER OR GOLLECTOR | 17.5 | 0.0011 |
| $a_{2}$, TRANSISTOR, PLANAR, SILICON | 0.006 | SHORT: BASE-EMITTER OR OPEN BASE, EMITTER OR COLLECTOR | 10.5 | 0.0006 |
| Q ${ }^{\prime}$, TRANSISTOR, PLANAR, SILICON | 0.006 | SHORT: COLLECTOREMITTER OR COLLEC-TOR-BASE | 12.5 | 0.0008 |
| CR2, GERMANIUM DIODE | 0.0008 | OPEN | 10 | 0.0001 |
| CR4, ZENER DIODE | 0.003 | SHORT | 30 | 0.0009 |
| $R_{1} \text {, RESISTOR }$ FILM | 0.0009 | OPEN | 85 | 0.0008 |
| $\mathrm{R}_{3}$, RESISTOR | 0.0009 | OPEN | 85 | 0.0008 |
| TOTAL |  |  |  | 0.0057 |

[^4]* REFERENCE: G.E. MANUAL TRA-873-74


## APPENDIX B

EVALUATION REPORT

## UHIT TESTED:

One redundent low input voltage converter-regulator with automatic compensation, mantictured by Honeywell Ordnance Engr. Tech. Lab.

## OBJECT OF TEST:

To determine the operating characteristics of the Liven while varying Input and output paramoters. Measure $V_{i n}, I_{i n}, V_{\text {out: }} I_{\text {out }}$, Vout-ripple: oseillator frequency, and:phase separation for tout $\mathbf{m} 2,6,6,8,10,12$ gep and $V_{\text {in }}=3.0,3.3,4.0,4.5 V_{\text {. A1so, mesure phase separation and }}$ calculate efficiency.

## CONCLUSION:

The LIVR regulated the output voltege within the limits of $+1.8 \%$ and $-0.0 \%$ of the presczibed $28^{V}$ for all parameter changes and maintained an efficiency above $60.3 \%$ throughout.

The Functional Failure Isolation Circuitry operated satiafactorily.

## PROCEDURE:

A 300 amp powar supply in series with a 10 k potentiometer was connected by four - $\mathbf{1 2}^{\prime \prime}$ lengths of aickal-chromitio wire, aech to one of the LivCR inputs. (Fig. 1) This particular arrangement was used to simulate the low impedance source ( $\mathrm{N}_{1} 00$ milliohes) for which the unit was designed

A parallel combination of a $22 \Omega$ and/or a $14 \Omega \operatorname{sid}$ wire resistor provided the load.

DiArsonval type meters mare usad to monitor the input and output voltage and current. ( $1.0 \%$ accuracy) The output ripple voltage was observed by placing a.R.O. meross the output terminels. Oscilletor frequancy and phase separation was monitered by placing the scope in the LIVCl comverter circult.

Pase 2

## PROCEDURE (Cont.)

A short in any of the converter circuits would constitute a fallure of that particular section, therefore, the failure isolation i.t. redundancy, of the LIVCR was checked by placing shorts in each of the four converter circuits while observing the output.

## RESULTS:

TABLE 1
LIVGR

| $\mathrm{I}_{\text {out }}(\mathrm{a})$ | $V_{\text {out }}(v)$ | $\mathrm{I}_{12}(\mathrm{a})$ | $v_{1 n}(v)$ | $\mathrm{V}_{\text {ripple }}(\mathrm{mv})$ | Eff. (\%) | fosc. ( KHz ) | **Phase Sap. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.0 | 28.3 | 27.0 | 3.0 | 100nv | 69.9 | 2.64 | OK |
| 2.0 | 28.3 | 22.1 | 3.5 | 105 | 73.4 | 2.86 | OX |
| 2.0 | 28.4 | 21.5 | 4.0 | 110 | 66.5 | 3.12 | OR |
| 2.0 | 28.5 | 21.0 | 4.5 | 110 | 60.4 | 3.44 | OX |
| 4.0 | 28.2 | 45.0 | 3.0 | 110 | 83.5 | 2.5 | Or |
| 4.0 | 28.1 | 44.0 | 3.5 | 110 | 73.2 | 2.86 | Or |
| 4.0 | 28.2 | 40.0 | 4.0 | 140 | 70.6 | 3.14 | OR |
| 4.1 | 28.5 | 36.0 | 4.5 | 150 | 67.0 | 3.52 | OR |
| 6.0 | 28.1 | 72.5 | 3.0 | 110 | 77.9 | 2.5 | OR |
| 6.0 | 28.4 | 63.0 | 3.5 | 130 | 77.4 | 2.77 | OX |
| 6.0 | 28.5 | 56.5 | 4.0 | 150 | 75.9 | 3.12 | Or |
| 6.0 | 28.5 | 52.0 | 4.5 | 170 | 73.0 | 3.44 | OX |
| 8.0 | 28.0 | 97.0 | 3.0 | 90 | 77.0 | 2.5 | OR |
| 8.05 | 28.2 | 84.0 | 3.5 | 110 | 77.5 | 2.86 | OR |
| 8.1 | 29.5 | 73.0 | 4.0 | 120 | 77.0 | 3.13 | OK |
| 8.1 | 28.5 | 68.5 | 4.5 | 180 | 74.5 | 3.44 | OR |
| 10.0 | 28.0 | 123.0 | 3.0 | 80 | 75.9 | 2.5 | OR |
| 10.05 | 28.4 | 105.0 | 3.5 | 120 | 77.5 | 2.94 | OK |
| 10.07 | 28.4 | 93.0 | 4.0 | 170 | 77.0 | 3.12 | OK |
| 10.08 | 28.5 | 84.0 | 4.5 | 180 | 75.9 | 3.58 | OK |
| 11.0 | 28.0 | 134.0 | 3.0 | 90 | 76.5 | 2.62 | OK |
| 11.05 | 28.1 | 116.0 | 3.5 | 130 | 76.5 | 2.86 | OK |
| 11.07 | 28.4 | 102.0 | 4.0 | 180 | 77.0 | 3.23 | OR |
| 11.19 | 28.5 | 92.5 | 4.5 | 300 | 74.5 | 3.56 | OK |
| 11.5 |  |  | 3.0 | Ho Regust | on due to | power |  |
| 12.0 |  |  | 3.011 | itation of so |  |  |  |
| 12.0 | 28.1 | 126 | 3.5 | 140 | 76.5 | 2.24 | OK |
| 12.2 | 28.3 | 116 | 4.0 | 210 | 73.5 | 2.48 | OK |

## * See Figure ${ }^{72}$

** Phase separation checked at $I_{\text {out }}=2$ map and $V_{i n}=3.0 \mathrm{~V}$ which yielded. separation of $43.2^{\circ}, 39.6^{\circ}, 52.4^{\circ}$ and $45^{\circ}$. Through the remainder of the test, phase separation was noted and marked moxn on data sheat.



Example Sketch of D.C. Ripple Voltage

| $I_{\text {ane }}$ Q 3.5 Vn | Spike |
| :---: | :---: |
| 2 amp. | -150 mv |
| 1 | -200 |
| 6 | -200 |
| 0 | -170 |
| 10 | -120 |
| 12 | -190 |

Figure 2


[^0]:    *Reference: tables A-1 through A-11.

[^1]:    * REFERENCE: G.E. MANUAL TRA-873-74
    * estimate based on construction of device,
    and electrical stress requirements.
    $P_{0}=1-e^{-\lambda t}=1.78 \times 10^{-7} \frac{\text { FAILURES }}{\text { HOUR }} ; t=2.63 \times 10^{4}$ HOURS

    $$
    \lambda t=4.68 \times 10^{-3} \cong 0.0047 ; e^{-\lambda t} \cong 0.9953
    $$

    $P_{0}=1-0.9953=0.0047$

[^2]:    73-74
    $P_{0}=$
    $P_{0}=1-e^{-\lambda t}$
    $\lambda=3.0 \times 10^{-7} ; t=2.63 \times 10^{4}$ HOURS
    $\lambda t=3.0 \times 10^{-7} \times 2.63 \times 10^{4}=7.89 \times 10^{-3}$
    $e^{-\lambda t \cong 0.9921}$
    $P_{0}=1-0.9925 \cong 0.0079$

[^3]:    ANUAL TRA-873-74
    PS $_{\text {S }}=1-e^{-\lambda t}$
    $\lambda=2.4 \times 10^{-7} ; t=2.63 \times 10^{4}$
    $\lambda t=6.3 \times 10^{-3} ; e^{-\lambda t}=0.9937$
    $P_{S}=1.0000-0.9937=0.0063$

[^4]:    $\lambda t=5.7 \times 10^{-8} \times 2.63 \times 10^{4}=1.5 \times 10^{-3}$

