## General Disclaimer

## One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

FINAL REPORT

## ;

## TABLE OF CONTENTS

Page
INTRODUCTION ..... 1
Study Program ..... 1
$C^{2}$ PROCESSING ..... 1
PHASE I ELECTRICAL RESULTS ..... 2
PHASE II ..... 2
BI-DIRECTIONAL DRIVER PERFORMANCE ..... 2
$C$ MOS versus $C^{2}$ ..... 2
BUFFER CIRCUIT EVALUATION ..... 3
LOW VOLTAGE OPERATION. ..... 4
$\mathrm{C}^{2}$ GEOMETRY CONSIDERATIONS ..... 4
CHIP AREA TRADE-OFFS ..... 5
CONCLUSION ..... 6

## INTRODUCTION

This final report covers the accomplishments made during the performance of the investigation into the combination of Complementary MOS and Complementary Bipolar circuits on a monolithic silicon chip. The results of this effort clearly demonstrates feasibility. The data shows that enhanced electrical performance can be expected with this new technology.

## Study Program

The development program was devided into two work phases. Phase I consisted of the design and fabrication of a special engineering photo-resist mask set and an investigation of the wafer processing techniques required to determine initial feasibility. Phase II consisted of the fabrication of read/write buffer circuits using a second set of masks. This new technology has been named "Complementary-squared" or simply " $\mathrm{C}^{2 "}$.

## Complementary-squared ( ${ }^{2}$ ) PROCESSING:

The diffusion development effort centered around the fabrication of a compatible high beta PNP. Both a "lateral" PNP and a "substrate" PNP approach were eliminated as candidates for $\mathrm{C}^{2}$. The final structure used is the familiar vertical planar PNP. Additional investigations to determine the minimum fabrication steps and the processing reproducibility were also completed during Phase I. Figure \#1 shows a cross-sectional view of the $\mathrm{C}^{2}$ structure. The process requires only two additional steps versus that of C MOS only. The bipolar transistor process was specially designed to achieve the high emitter-base reverse breakdown voltages required for the read/write buffer circuits. Typical electrical characteristics are shown in Figure \#2 for both the bipolar and C MOS devices.

## PHASE I ELECTRICAL RESULTS:

The mask set of Phase I was designated SD 5610. The first group of wafers completely processed using these masks clearly demonstrated the feasibility of $\mathrm{C}^{2}$. The dynamic performance showed that with a capacitive load of greater than 470 pico-farad, speeds in excess of cne megahertz could be achieved. The static power consumption achieved with these circuits was typically much less than 100 nano-watts.

The successful completion of Phase I marked the beginning of an entirely new and exciting technology.

## PHASE II

The circuits developed during phase II are shown in Figure \#3 and \#4. These devices are designated SD 5615-2 and SD 5615-3 respectively. A simple inverting output buffer was evaluated as shown in Figure \#5 (SD 5615-1). Ten samples of each circuit have been furnished to NASA for further evaluation. The wiring diagrams are shown in Figure \#6. Table I shows the data for the SD 5615-1 device.

## BI-DIRECTIONAL DRIVER PERFORMANCE:

The data collected on circuits \#SD 5615-2 and SD 5615-3 is represented in tables II and III. The high leakage currents associated with these devices are a result of the low $\mathrm{BV}_{\mathrm{CEO}}$ of the PNP devices. The $\mathrm{BV}_{\text {CEO }}$ values were a result of extremely narrow basewidths for these devices. It has already been shown in Phase I that these high leakage levels are not inherent in the $\mathbf{C}^{2}$ process, and identical dynamic performance for low leakage devices (nano-amperes) would be experienced.

C MOS versus $\mathrm{C}^{2}$
The evaluation of the dynamic characteristics clearly shows the advantages of $\mathrm{C}^{2}$ over that of C MOS.

## C MOS versus $\mathrm{C}^{2}$ (Cont'd)

This is represented graphically in Figure \#7. Here, the rise and fall times are plotted versus load capacitance for the case of $\mathrm{V}_{\mathrm{dd}}=+10 \mathrm{Volts}$ (S D 5615-2). The C MOS inverter used for this graph has w/1 ratio equal to 100 for both the N and the P channel devices. It is apparent from this data that a ten to one speed improvement can be realized by using the $\mathrm{C}^{2}$ technology.

## BUFFER CIRCUIT EVALUATION

The two bi-directional driver circuits were compared dynamically in both the input and output modes of operation. In the output or driving mode the SD 5615-3 circuit exhibits extremely long fall times. This is due to the fact that the bases of the bipolar devices are not turned off thru MOS devices. Rather, the bipolar device that should be off (depending upon the input state), is left "floating" such that current can continue to flow until the device capacitances are discharged. The fact that only the fall time is affected indicates that the NPN charge storage time is much greater than that of the PNP. The SD 5615-2 circuit does not suffer from this problem due to the "push-pull" effect achieved by driving the bipolar bases from a common C MOS inverter. In the input or data acceptance mode the SD 5615-2 circuit has an undesireable property. This circuit loads down the output as expected due to the fact that the bipolar devices are not turned off as is the case with the SD 5615-3 device. The loading effects of both circuits were evaluated by using a C MOS inverter to drive into the bipolar output and then measuring transition times. These times were in turn translated into effective capacitances. The SD 5615-2 represented a load from 200 to 1000 pico-farads and the SD 5615-3 represented essentially zero load to the C MOS inverter.

## BUFFER CIRCUIT EVALUATION - Cont'd:

The circuit comparisons show that an optimum design can be achieved by combining the best aspects of these two circuits. This optimum design is shown in Figure \#8, and it will result in the fastest switching response and minimum output loading.

## LOW VOLTAGE OPERATION

Circuit \#SD $5615-2$ was evaluated at a supply voltage equal to +5 volts. The results of these tests are extromely significant in that no degradation of dynamic performance was observed under high loading conditions in terms rise and fall times. Figure \#9 shows a comparison of C MOS and $\mathrm{C}^{2}$ in terms of switching response versus supply voltage. The fact that the $\mathbf{C}^{2}$ fall time increases at higher supply voltage indicates that the effective series collector resistance increases due to current saturation. However, the supply range from +5 to +10 volts is of prime importance. In this voltage range the speed advantage of $\mathrm{C}^{2}$ versus C MOS varies from a factor of ten (at 10 volts) to a factor of approximately twenty-five (at 5 volts).

The fact that the switching speed of C MOS at low voltage is quite poor, has inhibited its usefuiness as an interface with standard TTL logic. The new $\mathrm{C}^{2}$ technology offers the user direct TTL interface at high speeds.

## C ${ }^{2}$ GEOMETRY CONSTDERATIONS

Three MOS inverter geometries (w/l ratios) and two bipolar geometries were evaluated in terms of dynamic performance.

The SD 5610 device contained three C MOS inverter sizes, which were; $W / L=100$, $\mathrm{W} / \mathrm{L}=50$, and $\mathrm{W} / \mathrm{L}=25$. These devices were evaluated in terms of driving capability
for the bipolar outputs. The results of this investigation is shown in Figure 10. The plotted parameters are propagation delay plus transition time versus inverter size for both logic states. The conditions were $\mathrm{VDD}_{\mathrm{DD}}=+10$ volts and $\mathrm{C}_{\mathrm{L}}=120$ pico-farads.

The results show that the larger inverter sizes increase the maximum operating frequency as expected. Thus, the minimum inverter size required of any new circuit designs will be a function of the requirements in terms of dynamic performance.

The bipolar devices were evaluated similarly using a constant inverter size of $W / L=100$. The two bipolar sizes (tctal area for both the NPN and the PNP) were $212 \mathrm{mil}^{2}$ and $408 \mathrm{mil}^{2}$. The results of this investigation is plotted (Figure \#11) in terms of propagation delay plus transition time versus capacitive load for both buffer sizes, ( $V_{\mathrm{DD}}=+10$ volts). The results show that there is very little difference in terms of maximum operating frequency. This suggests that perhaps even smaller bipolar sizes could be used in future designs.

## CHIP AREA TRADE-OFFS

This study program shows that both a speed improvement and a chip size improvement can be achieved with the new $\mathrm{C}^{2}$ technology.

The area consumed by a typical output C MOS inverter $(W / L=100)$ is $176 \mathrm{mil}^{2}$. The bipolar output buffer of the SD 5610 device is only $212 \mathrm{mil}^{2}$. The increase in area of the bipolar devices is very minimal considering the tremendous gain in dynamic response. This very small increase in area makes $C^{2}$ very attractive for use as output buffers and also internal buffers such as clock line drivers.

## CONELUSION

The successful completion of this study program has lead to the following conclusions:

1) Both high speed and low leakage can be obtained using $\mathrm{C}^{2}$.

## CONCLUSION - Cont'd

2) Only two additional process steps are necessary for the fabrication of $\mathrm{C}^{2}$ versus C MOS alenc.
3) Both types of bi-directional buffer circuits functioned clectrically and pointed the way to a newer optimum design.
4) The SD 5615-3 represented nearly zero load in the input mode of operation.
5) $\mathrm{C}^{2}$ offers a dynamic performance improvement from 10 to 25 times that of C MOS.
6) The observed high speed performance at +5 volts is compatible with conventional TTL circuits.
7) Chip area is not appreciatably increased by using $\mathrm{C}^{2}$.

STATIC CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=10.0 \mathrm{~V}, \mathrm{~V}_{1}=10.0 \mathrm{~V}, \mathrm{~V}_{0}=0.0 \mathrm{~V}$

| nits | $\mathrm{IDD}_{\mu \mathrm{M}}^{@}$ | $\underset{\mu \mathrm{A}}{\mathrm{IDD}_{\mathrm{DD}}^{@}}$ | $\underset{\text { Volts }}{\mathrm{v}_{0}}$ | $\underset{\text { Volts }}{\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{1}}$ |
| :---: | :---: | :---: | :---: | :---: |

Serial \#

| 1 | 0.0005 | 250 |
| ---: | :--- | :--- |
| 2 | 0.11 | 0.003 |
| 3 | 3.0 | 0.09 |
| 4 | 48 | 0.45 |
| 5 | 6.4 | 4.0 |
| 6 | 4.6 | 4.6 |
| 7 | 60 | 0.0003 |
| 8 | 0.0005 | 0.0005 |
| 9 | 34 | 47 |
| 10 | 2.1 | 0.04 |

$9.41 \quad 0.00$
9.57
0.00
0.01
0.46
0.01
0.01
0.55
0.00
0.01

10
2.1
0.04
0. 01

DYNAMIC CHARACTERISTICS: $V_{D D}=10.0 \mathrm{~V}, \mathrm{~V}_{1}=0.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=92 \mathrm{pf}$

| Unis | $\begin{aligned} & \mathrm{T}_{\mathrm{r}} \\ & \mathrm{n} \mathrm{Sec} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{f}} \\ & \mathrm{n} \mathrm{Sec} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{p} 0} \\ & \mathrm{n} \text { Sec } \end{aligned}$ | $\begin{aligned} & \mathrm{T} \mathrm{p} 1 \\ & { }_{\mathrm{n}} \mathrm{Sec} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Serial \# |  |  |  |  |
| 1 | 54 | 188 | 44 | 56 |
| 2 | 60 | 218 | 46 | 60 |
| 3 | 60 | 204 | 53 | 62 |
| 4 | 52 | 272 | 37 | 58 |
| 5 | 66 | 252 | 69 | 66 |
| 6 | 60 | 182 | 55 | 62 |
| 7 | 64 | 196 | 48 | 64 |
| 8 | 60 | 146 | 38 | 62 |
| 9 | 58 | 358 | 94 | 60 |
| 10 | 6 \% | 218 | 47 | 62 |

STATIC CHARACTERISTICS: $V_{D D}=10.0 \mathrm{~V}, \mathrm{~V}_{1}=10 . \mathrm{bV}, \mathrm{V}_{0}=0.00 \mathrm{~V}$

| ATIC CHA |  |  |  |  | $\mathrm{V}_{\mathrm{OH}}$ | VOL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDD |  |  |  | $\mathrm{V}_{1}$ | $\overline{\mathrm{V}}$ | Data |
| INPUT | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{1}$ | $\mathrm{V}^{0}$ | Write |
| CONDITIONS | $\mathrm{V}_{0}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{0}$ |  |  |
| Units | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | Volts | Volts |  |
| Serial \# |  |  |  |  |  |  |  |
| 1 | 6.7 | 2450 | 0.0008 | 0.003 | 8.53 | 0.01 |  |
| 2 | 0.025 | 310 | 0.025 | 310 | 9.44 | 0.00 |  |
| 3 | 1650 | 950 | 950 | 1000 | 9.58 | 0.07 |  |
| 4 | 1300 | 1700 | 0.0003 | 0.0003 | 9.34 | 0.18 |  |
| 5 | 0.60 | 730 | 0.0005 | 0.0005 | 9.38 | 0.00 |  |
| 6 | 470 | 950 | 1100 | 0.0012 | 9.32 | 0.01 |  |
| 7 | 510 | 2000 | 0.0002 | 0.0002 | 9.35 | 0.00 |  |
| 8 | 0.0005 | 670 | 21 | 0.0011 | 9.37 | 0.00 |  |
| 9 | 1.0 | 150 | 0.19 | 0.20 | 9.44 | 0.40 |  |
| 10 | 30 | 270 | 34 | 34 | 9.99 | 0.50 |  |

DYNAMIC CHARACTERISTICS: @ $\mathrm{V}_{\mathrm{DD}}=10.0 \mathrm{~V}$


## DYNAMIC CHARACTERISTICS: Cont'd

CONDITIONS 92pf 92pf 92pf $92 \mathrm{pf} \quad \mathrm{C}_{\mathrm{L}}$

## Serial \#

| 1 | 47 | 90 | 60 | 59 |
| ---: | :--- | :--- | :--- | :--- |
| 2 | 52 | 140 | 72 | 59 |
| $\mathbf{3}$ | 61 | 92 | 62 | 65 |
| 4 | 48 | 100 | 68 | 62 |
| 5 | 44 | 112 | 66 | 57 |
| 6 | 52 | 78 | 56 | 62 |
| 7 | 47 | 220 | 84 | 57 |
| 8 | 55 | 94 | 68 | 72 |
| 9 | 47 | 126 | 72 | 60 |
| 10 | 72 | 156 | 78 | 35 |

CONDITIONS $300 \mathrm{pf} 300 \mathrm{pf} 300 \mathrm{pf} 300 \mathrm{pf} \quad \mathrm{C}_{\mathrm{L}}$
Serial \#

| 1 | 91 | 228 | 108 | 96 |
| ---: | :--- | :--- | :--- | :--- |
| 2 | 88 | -50 | 154 | 92 |
| 3 | 107 | 240 | 127 | 103 |
| 4 | 87 | 240 | 127 | 95 |
| 5 | 80 | 296 | 142 | 89 |
| 6 | 93 | 200 | 96 | 97 |
| 7 | 83 | 600 | 216 | 89 |
| 8 | 99 | 235 | 128 | 113 |
| 9 | 85 | 350 | 160 | 93 |
| 10 | 132 | 430 | 192 | 122 |

STATIC CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=10.0 \mathrm{~V}, \mathrm{~V}_{1}=10.0 \mathrm{~V}, \mathrm{~V}_{0}=0.00 \mathrm{~V}$

|  |  | $\underline{\text { DD }}$ |  |  |  | $\mathrm{VOH}^{\text {OH}}$ | $\mathrm{V}_{\mathrm{OL}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{1}$ | $\mathrm{V}_{0}$ | Data |
| CONDITIONS | $\mathrm{V}_{0}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{1}$ | V1 | $\mathrm{V}_{0}$ | $\mathrm{V}_{0}$ | Write |
| Units | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | Volts | Volts |  |
| Serial \# |  |  |  |  |  |  |  |


| 1 | 0.0017 | 3500 | 500 | 500 | 9.30 | 0.00 |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | 0.020 | 900 | 200 | 200 | 9.36 | 0.00 |
| 3 | 100 | 600 | 100 | 100 | 9.37 | 0.00 |
| 4 | 0.001 | 2200 | 0.001 | 0.001 | 9.31 | 0.00 |
| 5 | 0.0006 | 200 | 0.0055 | 0.0055 | 9.42 | 0.00 |
| 6 | 6.0 | 650 | 6.0 | 6.0 | 9.40 | 0.00 |
| 7 | 15 | 3500 | 600 | 600 | 9.33 | 0.00 |
| 8 | 0.0011 | 4000 | 0.001 | 0.001 | 9.26 | 0.00 |
| 9 | 4.0 | 300 | 110 | 110 | 9.40 | 0.00 |
| 10 | 110 | 110 | 110 | 110 | 9.58 | 0.00 |

DYNAMIC CHARACTERISTICS: @ $\mathrm{V}_{\mathrm{DD}}=10.0 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CONDITIONS \& T
O
O \& Tf
O \& $\mathrm{T} \mathrm{O}_{0}$

d \& ${ }_{\mathrm{O}}^{\mathrm{p}} \mathrm{l}$ \& $\mathrm{C}_{\mathrm{e} 0}$
$\mathrm{~V}_{0}$ \& $\mathrm{C}_{\text {e1 }}$
$\mathrm{V}_{0}$ \& Data <br>
\hline \& $\mathrm{V}_{0}$ \& $\mathrm{V}_{0}$ \& $\mathrm{V}_{0}$ \& $\mathrm{V}_{0}$ \& $\mathrm{V}_{1}$ \& $\mathrm{V}_{1}$ \& Write <br>
\hline $\mathrm{C}_{\mathrm{L}}$ \& 1. 4 pf \& 1.4pf \& 1.4pf \& 1.4pf \& $\mathrm{V}_{\mathrm{OL}}$ \& $\mathrm{V}_{\mathrm{OH}}$ \& Output <br>
\hline Units \& n Sec \& n Sec \& n Sec \& n Sec \& pf \& pf \& <br>
\hline Serial\# \& \& \& \& \& \& \& <br>
\hline 1 \& 24 \& 2000 \& 630 \& 34 \& 0 \& 0 \& <br>
\hline 2 \& 22 \& 2400 \& 720 \& 32 \& \& \& <br>
\hline 3 \& 30 \& 1100 \& 80 \& 34 \& \& \& <br>
\hline 4 \& 30 \& 1200 \& 90 \& 34 \& \& \& <br>
\hline 5 \& 22 \& 1500 \& 70 \& 34 \& \& \& <br>
\hline 6 \& 20 \& 2600 \& 590 \& 28 \& \& \& <br>
\hline 7 \& 20 \& 2600 \& 870 \& 30 \& \& \& <br>
\hline 8 \& 44 \& 1300 \& 270 \& 36 \& \& \& <br>
\hline 9 \& 26 \& 1800 \& 350 \& 34 \& \& \& <br>
\hline 10 \& 20 \& 1600 \& 70 \& 30 \& \& \& <br>
\hline
\end{tabular}

| CONDITIONS | 25 pf | 25 pf | 25 pf | 25 pf | $\mathrm{C}_{\mathrm{L}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\frac{\text { Units }}{}$ | n Sec | n Sec | n Sec | n Sec |  |
| $\frac{\text { Serial \# }}{1}$ |  |  |  |  |  |
| 2 | 28 | 2000 | 660 | 40 |  |
| 3 | 24 | 2300 | 670 | 36 |  |
| 4 | 32 | 1100 | 100 | 38 |  |
| 5 | 32 | 1200 | 100 | 38 |  |
| 6 | 24 | 1300 | 70 | 38 |  |
| 7 | 22 | 2500 | 550 | 34 |  |


| CONDITIONS <br> Cont'd | 25 pf | 25 pf | 25 pf | 25 pf |
| :--- | :--- | :--- | :--- | :--- |
| Units | n Sec | nSec | in Sec | nSec |
| $\frac{\text { Serial \# }}{8}$ |  |  |  |  |
| 9 | 38 | 1300 | 200 | 41 |
| 10 | 30 | 1800 | 340 | 40 |
|  | 22 | 1600 | 90 | 36 |

CONDITIONS 92pf 92pf 92pf 92pf

## Serial \#

| 1 | 38 | 2000 | 1000 | 48 |
| :--- | :--- | :--- | :--- | :--- |
| 2 | 32 | 2300 | 590 | 45 |
| 3 | 40 | 1100 | 130 | 48 |
| 4 | 44 | 1200 | 130 | 48 |
| 5 | 34 | 1300 | 100 | 48 |
| 6 | 32 | 2500 | 410 | 42 |
| 7 | 30 | 2700 | 750 | 42 |
| 8 | 48 | 1300 | 250 | 52 |
| 9 | 40 | 1800 | 290 | 50 |
| 10 | 32 | 1700 | 130 | 44 |

COND ${ }^{-1 T I O N S} 300 \mathrm{pf} 300 \mathrm{pf} 300 \mathrm{pf} 300 \mathrm{pf}$
Serial \#

| 1 | 60 | 2100 | 240 | 72 |
| ---: | ---: | ---: | ---: | ---: |
| 2 | 56 | 2500 | 230 | 66 |
| 3 | 66 | 1200 | 210 | 70 |
| 4 | 68 | 1300 | 230 | 72 |
| 5 | 58 | 1700 | 200 | 70 |
| 6 | 54 | 2800 | 480 | 62 |
| 7 | 50 | 3200 | 770 | 62 |
| 8 | 72 | 1400 | 300 | 76 |
| 9 | 66 | 1900 | 310 | 74 |
| 10 | 56 | 2100 | 290 | 66 |

## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

## REVISIONS

| ZONE | LIR. | DESCRIPTION | DATE | APPROVED |
| :--- | :--- | :--- | :--- | :--- |


"N" Silicon (100)

A cross-section view of one fabrication
approach of complementary MOS and
complementary bipolar on the same substrate.
(Figure \#1)


DIETZGEN, Philo. 198:A

## COMPLEMENTARY-SQUARED

## ELECTRICAL CHARACTERISTICS

BIPOLAR devices

| DEVICE | $\mathrm{BV}_{\mathrm{CBO}}$ @ $10 \mu \mathrm{~A}$ | $\mathrm{BV}_{\text {EBO }}$ $@ 10 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{BV}_{\mathrm{CES}} \\ & @ 10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CE}} \\ \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{B}}=0.1 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \mathrm{BETA} \\ \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PNP | 60V | 30 V | 60 V | 0.5 V | 150 |
| NPN | 80 V | 50 V | 80 V | 0.15 V | 50 |
|  |  |  | MOS dev |  |  |
| DEVICE | $\begin{gathered} \mathrm{V}_{\mathrm{T}} \\ @ 1.0 \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \mathrm{BV}_{\mathrm{DSS}} \\ & @ 10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & { }^{\mathrm{I}_{\mathrm{DSS}}} \\ & @ 10 \mathrm{~V} \end{aligned}$ |  |  |
| P Channel | 2.3 V | 50 V | 1 nA |  |  |
| N Channel | 1.9 V | 30 V | 1 nA |  |  |

FIGURE \#2

## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR

Data
Input

Write
Command


Figure \#3


## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.

$\cdot \cdot \frac{j}{\square}$


NOTE: The output is open circuited when Inhibit is high.
(Figure \#4)


Figure \#5

| UNLESS OTHERWISE SPECIFIED DIMENSIONS <br> SPECIFIED DIMENSION TOLEPANCES ON fractions decianls angles |  |  | SOLID STATE SGIEIITIFIC CORP. MONTGOMERYVILLE, PEMNSYLVAMIA 18035 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MATEMAL |  |  | INVERTING BUFFER <br> SD 5615-1 |  |  |
|  | APPROVED |  | ${ }_{\text {A }}^{\text {SIEE }}$ | CODE IDENT NO. |  |
|  | APPROVED |  | SCALE | WEIsht | SHEET |

## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.

| PTiv \# | SCL 5615-1 | SCL 5615-2 | SCL 5615-3 |
| :---: | :---: | :---: | :---: |
| 1 | INPUT | +V | +V |
| 2 | +V | ----------- |  |
| 3 | ------- | OUTPUT | DATA |
| 4 | OUTPUT |  |  |
| 5 | - | WRITE | WRITE |
| 6 | -------- | DATA | -V |
| 7 | -V | ---------- | ---------- |
| 8 | -------- | -V | OUTPUT |

## REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.



FIGURE \#7
$\mathrm{C}_{\mathrm{L}}$ (pico farads)

| REVISIONS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ZONE | STR. | DESCRIPTION | DATE | APPROVED |  |  |  |  |



Figure \#3

$\square$

$\mathrm{C}^{2}$



SUPPLY VOLTAGE

FIGURE \# ${ }^{19}$


SWITCHING TIME (nano seconds)

FIGURE \# 10

$\mathrm{C}_{\mathrm{L}}$ (pico farads)

REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.


STATIC TEST SET


TYPICAI DYNAMIC WAVEFORMS

