### **General Disclaimer**

### One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)

RESEARCH INTO FEASIBI ETAL AND OXIDE FILM CAPACITORS by M. E. Browning G. V. Jorgenson (CODE) CATEGORY (THRU) W. H. Graves 8460June 1969 L VCITIL Prepared Under Contract No. NAS 12-551 by seat STAR RESEARCH AND DEVELOPMENT INSTITUTE for Electronics Reseach Center

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

Distribution of this report is provided in the interest of information exchange and should not be construed as endorsement by NASA of the material pre-pated. Responsibility for the contents resides with the organization that prepared it.

-----

Dr. F. C. Schwarz Technical Monitor NAS 12-551 Electronics Research Center 575 Technology Square Cambridge, Massachusetts 02139

"Requests for copies of this report should be referred to: NASA Scientific and Technical Information Facility P. O. Box 33, College Park, Maryland 20740"

### SECOND INTERIM SCIENTIFIC REPORT

ŧ

### RESEARCH INTO THE FEASIBILITY OF THIN METAL AND OXIDE FILM CAPACITORS (U)

by

M. E. Browning G. V. Jorgenson and W. H. Graves

June 1969

Prepared Under Contract No. NAS 12-551

by

NORTH STAR RESEARCH AND DEVELOPMENT INSTITUTE Minneapolis, Minnesota

Electronics Research Center NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

### TABLE OF CONTENTS

ŧ

### Page

SUMMARY	1
INTRODUCTION	3
EXPERIMENTAL WORK	5
Equipment Modification	5
Deposition Variables	7
Thickness Uniformity	11
Si0 <sub>2</sub> Multilayer Capacitors	12
A1203 Multilayer Capacitors	18
Life Test Studies	19
Surface Defect Studies	20
Ti0 <sub>2</sub> Capacitor Systems	21
Lead Zirconate Titanate Capacitors	23
Surface and Microstructure Characterization	23
CONCLUSIONS AND RECOMMENDATIONS	25
REFERENCES	27

NEW TECHNOLOGY APPENDIX

### LIST OF FIGURES

÷

Number	Title	Page
1	R. D. Mathis Sputtering Module on North Star Research Vacuum Stand	29
2	Substrate Holder and Mask Changer for Capa- citor Deposition	30
3	Thin Film Capacitor Fabrication in Plasma Deposition Chamber. Unit Mounted on CVC Vacuum Stand (Oil Diffusion Pump)	31
4	Cut-Away View of Vacuum System and Sputtering Module Showing Substrate Table and Supports	32
5	Sputtering System for Thin Film Capacitor Development	33
6	Experimental Five-Capacitor Configuration	34
7	Variation in Sputtered Film Thickness Across Deposition Surface	35
8	Effect of Temperature on Capacitance Versus Frequency Relationship for Al-SiO <sub>2</sub> Multilayer Capacitors	36
9	Effect of Temperature on Capacitance Versus Frequency Relationship for Al-SiO <sub>2</sub> Multilayer Capacitors	37
10	Effect of Frequency on Dissipation Factor For A1-Si0 <sub>2</sub> Multilayer Capacitors at 22° and 134°C	38
11	Effect of Frequency on Dissipation Factor for Al-SiO <sub>2</sub> Multilayer Capacitors at 213° and 314°C	39
12	Effect of Frequency on the Dissipation Factor for Al-SiO <sub>2</sub> Multilayer Capacitors at 409 <sup>0</sup> and 512 <sup>o</sup> C	40
13	Effect of Frequency and Temperature on the Dissipation Factor of Series BN Multilayer Capacitors	41
14	Effect of Frequency and Temperature on Capacitance of Series BN Multilayer Capacitors	42
15	Effect of Frequency and Temperature on the Dissipation Factor of Series BO Thin Film Capacitors	43

### LIST OF FIGURES (continued)

Number	Title	Page
16	Effect of Frequency and Temperature on Capacitance of Series BO Thin Film Capacitors	44
17	Effect of Temperature on dc Resistance for Al-SiO <sub>2</sub> Multilayer System	45
18	Effect of Temperature and Frequency on Dissi- pation Factor of Series III Thin Film Capacitors	46
19	Effect of Temperature and Frequency on Capa- citance of Series III Thin Film Capacitors	47
20	Effect of Frequency and Temperature on the Dissipation Factor of Series IV Thin Film Capacitors	48
21	Effect of Frequency and Temperature on Capa- citance of Series IV Thin Film Capacitors	49
22	Effect of Frequency and Temperature on Dissi- pation Factor for Series V Thin Film Capacitors	50
23	Effect of Frequency and Temperature on Capa- citance of Series V Thin Film Capacitors	51
24	Life Test Characteristics at 250 <sup>°</sup> C of Al-SiO <sub>2</sub> -Al Capacitors with 3700 Å Dielectric	52
25	Life Test Characteristics at $250^{\circ}$ C of Al-Al $_{2}^{0}$ $_{3}^{-}$ Al Capacitors with 2850 Å Dielectric	53
26	Life Test Characteristics at 250 <sup>°</sup> C of Al-SiO <sub>2</sub> - Al Capacitors with 3440 Å Dielectric	54
27	Color Profile of Large Ta-Al <sub>2</sub> 0 <sub>3</sub> Capacitor After Liquid Crystal Treatment	55
28	Experimental Capacito Element Using PZT-4 Type Dielectric and A comum Electrode	56
29	Surface and Microstruct <sup>1</sup> Characterization of Al-Si0 <sub>2</sub> -Al Catacitor cal Electrode Section)	57

### SECOND INTERIM SCIENTIFIC REPORT

### RESEARCH INTO THE FEASIBILITY OF THIN METAL AND OXIDE FILM CAPACITORS

by

M. E. Browning,

G. V. Jorgenson, and W. H. Graves

from

NORTH STAR RESEARCH AND DEVELOPMENT INSTITUTE

June 1969

### SUMMARY

Two deposition techniques, low energy radio frequency (rf) sputtering and vacuum evaporation, were utilized in a continuing investigation of the feasibility of producing thin metal- and oxide-film capacitors. Dielectric material systems examined in the development work included  $\text{SiO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ , and lead zirconate titanate.

SiO<sub>2</sub> gave the best results even with its lower dielectric constant because it had higher deposition rates and more stable electrical characteristics than the other materials. In most cases, deposited aluminum was used as the electrode material.

Electrical test characteristics of thin film dielectric capacitors were excellent at temperatures up to 300°C and for frequency ranges of 200 to 100,000 Hertz. The capacitors remained functional at 500°C, but with some deterioration in characteristics. A number of test systems were made up with multiple layers of dielectric film and metal-film electrodes, including systems containing as many as ten capacitive layers.

Deposition techniques were developed to permit control of thickness of both the dielectric layer and the electrode material. Interferometric examination of dielectric surfaces, deposited in thickness ranges between 2,000 and 5,000 angstroms, revealed a thickness variation of less than five percent over the area of the capacitor. Tests for shorts in the capacitors indicated that more than 90 percent of the dielectric films were free of pinholes when deposited, and there was no change after baking at 250°C for more than 100 hours.

A number of modifications were made to the combination of the Ultek ultrahigh vacuum system and R. D. Mathis rf sputtering module, and this equipment was installed in a new Class 100 clean room. With this arrangement,  $\text{SiO}_2$  can be sputtered from a five-inch-diameter target at rates that give values greater than five microns per hour for the product of deposition rate and dielectric constant. Capacitance-per-volume of deposited material has been increased from 190 µF per cm<sup>3</sup> for AH series capacitors <sup>(1)\*</sup> using  $\text{Al}_2\text{O}_3$  to 300 µF per cm<sup>3</sup> for lower-dielectric-constant SiO<sub>2</sub> capacitors.

Life testing has shown that  $Al_20_3$  capacitors require some thermal conditioning before they become stable. A bakeout for approximately 200 urs at 250°C is sufficient. No such conditioning step is required with Si0, capacitors, which remain very stable throughout life tests.

<sup>\*</sup> Superscripts refer to references at the end of the report.

Conventionally, thin film cicrocapacitors do not require high breakdown strengths, nor do they need to handle high power. In most situations, the problem is reduced to one of employing a capacitor with sufficiently high capacitance and insulation resistance for its application. The dielectric constants for the usual dielectrics lie between three and ten. At any specific dielectric constant, reduction of the thickness of the dielectric is the only means of obtaining higher capacitance per volume. As an example, a capacitor fabricated from a material with a dielectric constant of ten and a thickness of 2000 angstroms would have a capacitance of 0.044µF per cm<sup>2</sup> whereas, if the thickness was 500 angstroms, it would have a capacitance of 0.176µF per cm<sup>2</sup> in only one-fourth the volume of the dielectric. The fabrication of capacitors with dielectrics as thin as 500 angstroms is difficult because discontinuities and voids are more prevalent, and because film resistance and breakdown voltage -- both dependent on film thickness -- suffer as films become thinner. However, with a uniform film of 2,000 angstroms, the resistivity can approach 10<sup>15</sup> ohm-cm, and 50 volts dc can be maintained readily without breakdown.

Techniques used to date to prepare thin film capacitors include such procedures as vacuum evaporation of metals with <u>in situ</u> oxidation<sup>(2)</sup>, sputtering of a metal with subsequent anodic treatment to form the dielectric oxide<sup>(3)</sup>, evaporation of silicon monoxide<sup>(4)</sup>, or reactive sputtering, where the dielectric is developed by sputtering metal in an oxygen-rich plasma<sup>(5)</sup>. As an example, silicon monoixde has been frequently evaluated as a candidate dielectric material for thin film capacitors using vacuum evaporation procedures<sup>(6,7)</sup>. Silicon monoxide is a misnomer in this case, as the composition of the deposit is dependent upon evaporation parameters; insufficient vacuum tending to promote unpredictable higher-oxygen-containing Si0<sub>x</sub> deposits<sup>(8)</sup>. Silicon dioxide, more desirable because of its stability, is, however, very difficult to deposit by vacuum evaporation procedures.

Until recently, the available deposition technology was not amenable to producing thin films of the desired dielectrics. Vacuum evaporation was exploited by numerous investigators, including Siddall<sup>(9)</sup>, whose

-3-

studies of the use of SiO capacitors are representative. Problems usually found in this type of system are that the dielectric film is frequently porous, and is subject to stresses induced during evaporation and to lifting in moist air  $^{(10)}$ . This produces an unstable capacitor, usually with a low dielectric constant varying between 2.5 and 3 $^{(11)}$ .

The technique of low energy rf sputtering is attractive for insulator films because of excellence in the control of stoichiometry and film thickness (12,13). The technique as presently developed also yields high film density and permits a high degree of freedom from pinholes. Improved adherence is also obtained, because particles being deposited arrive at the substrate at much higher velocities than they do, for example, in vacuum evaporation (14).

Thin film inorganic capacitors that can withstand high-temperature environments up to 500°C and that have higher energy storage capability per unit volume than do presently available inorganic capacitors are of particular interest to the National Aeronautics and Space Administration for applications near energy converters, especially near nuclear reactors. Work undertaken by North Star Research and Development Institute to develop thin film metal oxide capacitors utilizing advanced deposition procedures is a large step toward this goal.

-4-

### EXPERIMENTAL WORK

The experimental work in development of thin film dielectric capacitors involves studying both the optimum arrangement of deposition equipment and the actual deposition variables for the dielectric layers and the deposited electrodes.

### Equipment Modification

Deposition equipment used in the initial study<sup>(1)</sup> was employed in the early laboratory work reported here. During the current reporting period, design studies and fabrication work were directed toward completing a new facility. The new test facility design incorporated an R. D. Mathis sputtering module and power supply, and an Ultek ultrahigh vacuum (UHV) system. A specially designed substrate holder and mask changer were considered for use with the new unit. Operating procedures were established for operation of equipment in a new horizontal laminar-flow clean room (Class 100).

Capacitor development work was accomplished during the initial portion of this project year using the R. D. Mathis sputtering module on a North Star vacuum stand (Figure 1) or with a Consolidated Vacuum Corporation CVE-14 vacuum stand. A substrate holder and mask changer (Figure 2) were designed and fabricated for use with this system. Although completely operational, the substrate holder and mask changer could not be adapted to the ultimate arrangement in the Ultek unit. Hence, it was not employed further in the capacitor development studies.

Capacitor development work being performed in the plasma (indicated in Figure 3) was initially carried out in a six-inch-high, 18-inch-diameter glass cylinder mounted on the CVC vacuum stand (oil diffusion pumped). The sputtering module and cylinder were subsequently mounted on the Ultek base flange (combination base plate-metal chamber flange). This is shown in the sketch (Figure 4) illustrating the first ultra-high vacuum facility set-up. In this arrangement, steel bars were bolted to three lugs inside the sublimation well. These bars supported a rod holding the six-inch-diameter substrate table in the center of the system. The electromagnet was at the level of the targetsubstrate combination. With this arrangement, an argon plasma could be produced using a dynamic system (continual flow of argon through the system). The principal drawback to the system (shown previously in Figure 4) was the fact that plasma filled the entire sublimation well. This occurred when the sublimator was off, but was even more of a problem when the sublimator was on. All the added electrons from the sublimator filament increased the plasma density in the well. The electromagnet could not maintain the plasma between the target and substrate except at very low power levels.

The first attempt at keeping the plasma out of the sublimation well was by increasing the diameter of the substrate table to one inch less than the inside diameter of the glass cylinder. This would leave about 30 square inches open for pumping out the upper space. This approach met with only partial success. The plasma was less dense below the substrate table, and the system could be operated at slightly higher power without plasma developing in the lower region. This power level was too low to produce useful films in reasonable times. A second 750-turn electromagnet was then added to the system in a manner such that the bottom of the upper magnet was positioned approximately in the plane of the target, and the top of the lower magnet in the plane of the substrate. These magnets, circular and positioned around the cylinder, were connected in series with 2.4 amps supplied to produce a 3600-ampere-turn system.

This significantly increased the plasma density, but some plasma penetrated below the substrate table. A screen (conventional aluminum window-screen material) was positioned on the substrate table around the outer edge of the table and bent down along the glass wall. It prevented the rf field from developing below the substrate table and maintained plasma exclusively above the table. However, this arrangement does not lend itself readily to the substrate holder and mask changer described earlier, or to a "Ferris wheel"-type jig, where

-6-

the dielectric is sputtered at the top and electrode material is evaporated at the bottom. Present considerations favor an approach where both the dielectric and the electrodes are sputtered. After an electrode has been deposited through an appropriate mask, the mask can be changed for dielectric deposition. A dielectric target is then swung into place in front of the metal target and in contact with it. With minimal retuning to match this load to the transmitter, dielectric sputtering can be accomplished without breaking vacuum.

A Class 100 horizontal laminar-flow clean room was designed and constructed for installation of the Ultek ultrahigh vacuum system. The clean room was equipped with a workbench, sink, and equipment storage facilities to handle mask changers and other peripheral capacitor fabrication equipment. Air conditioning was added to maintain temperature and humidity requirements and to permit more exacting working conditions. The filter and air-Landling equipment were designed to process  $6\frac{1}{2}$  air changes per minute. Figure 5 shows the Ultek sputtering system and service modules as they are presently located in the clean room. Currently, operating equipment uses a second circular magnet, described previously.

### Deposition Variables

The major emphasis during the development work on thin film capacitors was placed on the dielectric materials, and particularly the sputtering procedures. Detailed consideration was given to such deposition variables as vacuum system operation, arrangement and performance of the sputtering module, and effect of heating the substrate, increasing plasma density, and changing substrate materials. The vacuum evaporation of aluminum and the deposition of tantalum or titanium (where used) was typically conventional, and a limited examination of deposition variables for these procedures revealed no dramatic or significant effects either on the dielectric material or the electrode metal being deposited.

-7-

In investigating the ultrahigh vacuum system (Ultek UHV unit described previously), the operating procedure was reviewed in detail to ascertain whether optimum deposition conditions were being maintained.

The system could be conveniently pumped down (sorption roughing stage, the sorption and titanium sublimation stage, and finally sublimation and ion pumping stage) into the  $10^{-8}$  Torr range. In routine practice, the ion pump was valved off, the sublimator was left on at low setting, argon was bled into the system through a  $1^{\circ}$  leak valve, and the roughing system was cracked open to one liquid nitrogen-cooled sorption pump. This approach was used because it was easier to maintain a constant pressure in a dynamic system. To maintain constant pressure in a static system (no pumping), only as much argon must be introduced as is being lost because of sputtering. The sublimator was allowed to operate continually in order to remove any impurities released by plasma action or introduced with the tank argon.

A typical operating cycle for the preparation of the thin film dielectrics using the Ultek facility is as follows:

- Substrates are loaded into the 18-inch ring vacuum chamber on the Ultek ultrahigh vacuum system (up to four at one time).
- 2. The system is then evacuated to a pressure of approximately  $8 \times 10^{-8}$  to  $1.5 \times 10^{-7}$  Torr. These pressures are about two orders of magnitude lower than the background pressure formerly used in our oil diffusion pumped system.
- The titanium sublimator is then turned on for continuous operation at 35-38 amps; the ion pump valve is now closed.
- 4. Argon is then fea into the vacuum chamber through a  $1^{\circ}$  needle value opened to 0.62 turns.

-8-

5. At this point, one of the sorption pumps has been evacuating the sorption pump manifold. When the argon pressure in the chamber rises higher than the pressure in the manifold, the valve between the two is opened about 3-1/3 turns (this same valve position is maintained each time).

ŧ

This combination of sublimation and sorption pumping gives the following advantages:

- a. The sublimation pump will readily remove any impurities from the argon, and equally important, remove the impurities that may be desorbed from walls and fixtures resulting from the action of the plasma.
- b. The sorption pump permits a slow pumping of the argon to maintain a dynamic system inasmuch as this makes constant pressure control much easier.
- 6. In two to three minutes after the valve to the sorption pump manifold is opened, the deposition system attains a steady state pressure. The dielectric material is now ready to be sputtered.

In rf sputtering, power densities of approximately 2.5 watts/cm<sup>2</sup> have been reported to give deposition rates of 50-60 angstroms per minute of  $\operatorname{SiO}_2^{(15)}$ . In the present North Star arrangement with the R. D. Mathis sputtering module and a five-inch-diameter target, deposition rates of 235 angstroms per minute are obtained at power densities of 2.2-2.5 watts per cm<sup>2</sup>.

Effect of Heating the Substrate. In examining the effect of heating the substrate, titanium dioxide was used as the dielectric material. Substrate temperatures were varied from  $125^{\circ}$ C to  $350^{\circ}$ C. At the lower temperature, test capacitors as thin as 915 angstroms were produced and examined. The following favorable test results are typical of those obtained:

-9-

Capacitance	Dissipation Factor	Dielectric Constant
18,223 pf	0.0197	27
23,508 pf	0.0093	31

 ${\rm Ti0}_2$  films deposited at 350 °C were subject to extensive crazing, making it impossible to measure their electrical characteristics. Because of difficulties in sputtering Ti0<sub>2</sub> (as discussed later), this work was not continued at other temperatures.

Increasing Plasma Density. To examine the effect of increased plasma density, two new electromagnets were fabricated. Two Helmholtz coils of 250 turns each were placed on either side of the vacuum chamber fitted with the R. D. Mathis unit so that the magnet axes passed across the center of the target face. When the magnets were turned on with a current of ten amperes, there was a definite increase in plasma density (thinner dark sheath). The magnets were not capable of operating at ten amperes continuously, so new 1,000-turn magnets were specially fabricated. The new magnets were wound on narrow, almost elliptical reels, as opposed to the old circular magnets, to achieve a planar geometry in the magnetic field. The design was expected to produce a narrow sheet of high-density plasma near the target without too much plasma near the substrate.

However, the elliptical magnets were only partially successful; they produced a rather thin plasma sheet in the deposition chamber except in the area near the center of the 'arget, where the high-density plasma dipped down to the substrate table. The problem in this regard is that the substrate is placed in the central area because that is where the highest deposition rate and greatest uniformity are obtained. Emphasis, therefore, shifted back to using circular magnets with their axes parallel to the target-substrate table axis. Two circular magnets, presently employed, produce a sufficiently high-density plasma for high-quality SiO, deposition.

-10-

Dielectric Materials Examined. Four different insulators (Si0<sub>2</sub>, Al<sub>2</sub>0<sub>3</sub>, Ti0<sub>2</sub>, and lead zirconate titarate) were examined as candidate thin film dielectrics. In all tests, low energy rf sputtering was used, but target size and spacing (target-to-substrate table) varied somewhat. Capacitor configuration varied during the conduct of the program, ranging from a simple dot with extending side tabs to a grid arrangement (shown in Figure 6). Test capacitor series were labeled with letters primarily for work performed in vacuum systems using oil diffusion pumps (e.g. AH-AL and BA-BQ), but Roman numerals were used for test series developed in the Ultek UHV system. Systems differed in series designation depending upon type of dielectric used, electrode material deposited, and thicknesses of deposited layers.

### Thickness Uniformity

A study of thickness uniformity of deposited film in the R. D. Mathis system was carried out by making steps at various places on a substrate and measuring the depths of the steps interferometrically. The steps were made by placing small pieces of quartz cover glass on the quartz substrates prior to sputtering. The film was then deposited on the unmasked area. The position of each measured step was noted with respect to the center of the target.

The results for a five-inch-diameter fused quartz target on a 3.5-inch-diameter target electrode are plotted in Figure 7. The zero on the abscissa denotes the center of the system, and the other numbers are distances from the center in centimeters. The units on the ordinate are relative, with 1.0 being the thickest film. The film is thickest at the center and begins to drop off very near the center. The region in which the thickness remains within ten percent of maximum is a circle of 2.0 cm radius in the center of the system when the target-to-substrate distance is 5.1 cm (curve a). When the target-to-substrate distance is reduced to 3.8 cm, the radius of the circle with ten percent maximum deviation is about 3.1 cm (curve b).

### -11-

### Si0, Multilayer Capacitors

Several series of  $\text{SiO}_2$  multilayer capacitors (0.950 cm in diameter) were prepared by vacuum evaporation and sputtering for additional testing and electrical characterization. In this particular group, all multilayer capacitors were prepared using the sputtering system with the oil diffusion pump and using  $\text{SiO}_2$  dielectric layers between 2500 and 4800 angstroms in thickness. Prepared capacitors were checked for shorts and tested at elevated temperature. All were found to be satisfactory. Aluminum electrodes were deposited in thicknesses varying between approximately 1,000 and 1,400 an estroms. All capacitors representing these series (AH-AM) were found to possess high parallel resistance.

Using the values of thickness, area, and bulk resistivity, the dc resistance can be computed:

## Resistance = $\frac{(\text{Resistivity}) (\text{Length})}{\text{Area}}$

While it is recognized that the thin film resistivity may be significantly different from bulk value, the bulk resistivity was available and was used to compute the dc resistance at various temperatures. Typical calculated results are given in Table 1. Values of dissipation factor are also given for three of the temperatures. As would be expected, the dissipation factor increases with decreasing film resistance.

Deposited thin film and bulk SiO<sub>2</sub> were compared for selected electrical properties. These data are presented in Table 2. Advancements in deposition techniques are presumably responsible for property improvements, noted in sources 2 and 3.

Representative of electrical test characterization of a typical SiO<sub>2</sub> capacitor, fabricated with aluminum electrodes and prepared by sputtering in the R. D. Mathis unit with oil diffusion pumping, is a series of property curves prepared for Series AH Al-SiO<sub>2</sub> capacitors. Layer thicknesses varied from 3,500 to 4,800 angstroms.

-12-

Ľ	I	1
+	-	1
ç	Y	7
*	1	Ç
E	•	1

# COMPUTED VALUES OF CAPACITOR RESISTANCE

o C	Si0 <sub>2</sub> Purity	Kesistivity (Bulk Value) ohm-cm 17	Computed Value of Capacitor Resistance (ohms) using bulk value of resistivity 12	Average Selected Measured Values of Dissipation Factor at 1 kHz
	(86%)	10-1	10	7.5 x 10 <sup>-7</sup>
	(%96)	$5 \times 10^{11}$	6.7 x 10 <sup>6</sup>	$5 \times 10^{-3}$
	(%8.66)	4.5 x 10 <sup>9</sup>	6 x 10 <sup>4</sup>	,
	(%96)	4 x 10 <sup>9</sup>	$5.4 \times 10^4$	$20 \times 10^{-3}$
	(%8.66)	$2.1 \times 10^{7}$	2.8 x 10 <sup>2</sup>	1

# TABLE 2

	COMPARISON OF S	ELECTED ELECTRIC.	AL PROPERTIES OF Si02	(DEPOSITED AND BULK)
Data Source	Dielectric Constant	Unit Capa- citance (µF/cm <sup>2</sup> )	Temperature Dependence of Capacitance (ppm/ <sup>O</sup> C)	Dissipation Factor
1. Schwartz & Berry(11)	2.5-3.0	0.018 (3000 Å)	+100 to +400	0.01 to 0.1 <sup>*</sup>
2. Pratt <sup>(16)</sup>	3.94	0.011	-57	0.0007 (below 5500 Å ~0.001)**
3. North Star Research	3.5	~0.009	+20	0.001 to 0.002**
4. General Elec tric (bulk material)	- 3.75	1	1	<.0001***
* audio ** 1 kHz *** 1 MHz				

Plots of capacitance versus frequency for various temperatures from  $22^{\circ}$  to  $512^{\circ}$ C are shown in Figures 8 and 9. It is of interest that capacitance values are essentially constant (varying within 1.5 percent) at temperatures to the  $300^{\circ}$ C level, and at frequencies between 0.5 and 100 kHz.

As can be seen in Figures 10, 11, and 12, the variation of dissipation factor with temperature is the smallest at the higher frequencies. Data plots at various frequencies for multilayer systems are typical of  $Al-SiO_2$  single-layer capacitors examined previously. Figure 10 covers the effect at the temperatures of 22° and 134°C. Figure 11 shows curves for temperatures of 213° and 314°C, while Figure 12 shows curves for temperatures of 409° and 512°C.

The electrical properties of double-layer Al-SiO<sub>2</sub> capacitors made with the R. D. Mathis unit in the oil diffusion pumped system were characterized to examine the effect of frequency and temperature on dissipation factor. The reliability of typical capacitors at different temperature ranges is shown for Series BN capacitor systems in Figures 13 and 14. The effects of frequency and temperature on capacitance are illustrated in Figure 14. Thicknesses of the dielectric material were 2,950 and 3,200 angstroms. Typical test values obtained for this system are capacitance of approximately 16,500 pF and dielectric constant approaching 4. The dissipation factor at 1,000 Hz is approximately 0.002.

Other double-layer capacitors (Al-SiO<sub>2</sub> systems) were deposited on eight- to ten-mil-thick quartz substrates. Electrical characterization of this series (B) gave results of 18,380 pF using the 3/8-inchdiameter configuration. Dissipation factor value for this series was 0.0015. The effect of frequency and temperature are shown in Figure 15.

Temperature tests from approximately 23°C and 300°C show that both Series BN and BO have almost identical percent capacitance change at a frequency of 200 Hz. Figure 16 shows curves illustrating the uniformity in capacitance viewing the effect of temperature and frequency variations.

-14-

The effect of temperature of dc resistance for the  $A1-Si0_2$ multilayer system is shown in Figure 17. The resistance begins to decrease very rapidly above  $400^{\circ}$ C. The shape of the curve indicates that the film begins to lose its insulating character as the temperature approaches  $500^{\circ}$ C.

Typical of electrode and dielectric thicknesses deposited for these four-layer Al-SiO<sub>2</sub> capacitors is the profile for the system AM:

Electrode (A1) -- 995 to 1,460 angstroms Dielectric (SiO<sub>2</sub>) -- 4,200 to 4,820 angstroms

Laboratory work was continued in developing Si0<sub>2</sub> dielectric capacitors using the R. D. Mathis sputtering unit mounted on the Ultek ultrahigh vacuum unit. Facilities for these continuing studies were operated in the new Class 100 clean room. Typical dielectric deposition conditions during these sputtering runs included:

Substrate-to-target spacing	$1 - 1\frac{1}{2}$
Voltage	1000 V
Ionizing gas	Argon*
Dielectric thickness	3,000-3,500 angstroms

The sputtering was accomplished with electromagnet coils operating at 2.4 amps. Reflected rf power was measured and found to be below the maximum level prescribed for best operation of the R. D. Mathis unit. In most of the SiO<sub>2</sub> deposition work, the substrate table was used without supplemental cooling. Aluminum electrodes were deposited to approximately 1,000 angstroms thick. The sputtering target was a fused quartz disk (General Electric Type 101), five inches in diameter and one-eighth inch thick.

\* One test run was made with Argon -- five-percent oxygen

-15-

The best values that have been achieved for product of dielectric constant and deposition rate of  $Si0_2$  are approximately 5.7  $\mu$  per hour. This is for a  $Si0_2$  deposition rate of 290 angstroms per minute and dielectric constant of 3.3. A typical deposition rate is 235 angstroms per minute, with a dielectric constant of 3.5, giving a product of 4.9  $\mu$  per hour.

A number of multilayer Al-SiO2 capacitors (possessing six or more capacitive layers) were fabricated for electrical property studies. The Series III capacitor was a nine-layer capacitor system (nine Si0, layers and ten Al layers). The total dielectric thickness is 28,600 angstroms and total Al thickness is approximately 12,000 angstroms. The capacitance of 30,000 pF is considerably less than would be expected from this 0.71 cm<sup>2</sup> stack. However, there were a number of small shorts in various layers, and these were burned out and deposition continued. Apparently, one of the results of having to burn out shorts is that capacitance decreases, and it decreases more than would be indicated by the area that is lost in the burn-out procedure. The capacitor's high temperature characteristics of capacitance do not seem to be affected by curing the shorts. Figure 18 shows electrical test results for the effect of frequency on dissipation factor of typical Series III multilayer capacitors examined at temperatures rangir from 21° to 248° C. The change in slope of the curve at the higher temperature and lower frequency is as expected.

Figure 19 is a plot of capacitance versus frequency for Series III capacitors in the same temperature range. The rapid rise in capacitance at frequencies above 10,000 Hertz is uniform for all test temperatures, and has previously been witnessed at lower capacitance values with  $SiO_2$  (Reference 1, Figure 28).

Series IV and Series V capacitors are both six-layer capacitors. They both have approximately 26,000 angstroms of SiO<sub>2</sub> and approximately 8,500 angstroms of Al. These capacitors were essentially free of shorts and have more capacitance per layer than Series III. Capacitances of approximately 31,600 pF and 30,600 pF respectively would be higher except that both capacitors have one very thick dielectric layer (7,000 angstroms), and one layer of over 5000 angstroms. Figure 20 shows a curve of dissipation factor versus frequency between 24<sup>°</sup> and 251<sup>°</sup>C for Series IV six-layer capacitors. Variation in dissipation factor at lower frequencies and the higher temperature is not unexpected.

Figure 21 depicts the change in capacitance of typical Series IV A1-Si0<sub>2</sub> multilayer capacitors as a function of temperature and frequency. The very small percentage variation in capacitance between  $24^{\circ}$  and  $251^{\circ}$ C indicates high thermal stability in the dielectric/electrode layer deposition.

The effect of elevated temperature (from 24° to 244°C) on dissipation factor of Series V capacitors as a function of frequency is shown in Figure 22. These six-layer capacitors have very little sensitivity-to-temperature differences except at very low frequencies. At frequencies from 1,000 Hz to 100,000 Hz, the curves are exceptionally parallel.

Capacitance change as it relates to frequency at four test temperatures (from 24<sup>°</sup> to 244<sup>°</sup>C) for Series V multilayer capacitors is seen in Figure 23.

The dissipation factor curves for Series III, IV, and V as a function of frequency and temperature are nearly the same. The bulk value of the dissipation factor for fused quartz at a frequency of one kHz and a temperature of  $200^{\circ}$ C is approximately 2 x  $10^{-3}$ . Measured values on the three series are within the expected dissipation factor range. Series III has a higher dissipation factor at 100 kHz than Series IV and V. This may be due to the number of small shorts that were burned out in various layers.

The capacitance characteristics of all three Series behave in nearly an identical manner. The change in capacitance at 1,000 Hz for Series III, IV, and V is 1.1, 1.05, and 1.27 pF per <sup>o</sup>C. The variations of capacitance are less than one percent for an average temperature change of approximately  $220^{\circ}$ C. These small variations are expected and compare favorably with the SiO<sub>2</sub> system that has been measured previously.

### -17-

A number of capacitors (A1-Si0<sub>2</sub>) have been fabricated in the Ultek system and were heated to 200°C in air for approximately 150 hours. The dissipation factor and the capacitance increased with temperature by only a very small amount. When the capacitors were returned to ambient temperature, dissipation factor and capacitance dropped to values lower than those originally recorded. Capacitances before and after thermal conditioning are normally close, varying by less than one percent. Dissipation factor measurements show the same tendency for being lower after heat conditioning, but there is less consistency between capacitors. Typical of capacitors before and after 150 hours of thermal conditioning in air at 200°C are the following results:

Capacitance-5094 pF before -- 5081 pF after thermal conditioning Dissipation factor-0.001 before -- 0.0008 after thermal conditioning

### Al<sub>2</sub>O<sub>3</sub> Multilayer Capacitors

Studies were initiated for the preparation of stacked multilayer  $A1_20_3$  capacitors, using deposition procedures established for the  $A1-Si0_2$  systems. In attempting to produce a four-layer capacitor, it was observed that shorts in the dielectric were so numerous by the time the third layer was deposited that conventional healing techniques would not work effectively. Examination of the surfaces revealed a "crazing" condition, rather that pinholes. This indicated that the problem was created by stresses in the  $A1_20_3$  that are probably related to differences in thermal expansion.

The initial  $A1-A1_20_3$  multilayer systems utilized a first-layer dielectric  $(A1_20_3)$  of 3,450 angstroms thickness, but the thickness of the first layer in the subsequent trial was increased to 6,000 angstroms to eliminate pinholes. In the latter systems, the finished capacitors had smooth, continuous surfaces, and electrical tests showed them to be free of shorts.

-18-

System AQ represents four-layer Al-Al<sub>2</sub>0<sub>3</sub> capacitors of approximately 16,650 angstroms total dielectric thickness, and approximately 8,500 angstroms total electrode thickness. The area of the capacitor is 0.71 cm<sup>2</sup>. The capacitance at room temperature at one kHz was approximately .036  $\mu$ F, which gives a capacitance per volume of deposited material of 200  $\mu$ F/cm<sup>3</sup>. This is considerably improved over 70  $\mu$ F/cm<sup>3</sup> obtained for Al-Si0<sub>2</sub> four-layer capacitors produced in the first phase of the project.

Elevated temperature tests of this series disclosed that failure began to occur somewhere between 284° and 330°C. Cooling to room temperature and further exmination revealed persistent low resistance in the system.

### Life Test Studies

Initial standardization life test measurements were made on  $A1-A1_20_3$  thin film capacitors. Tests were made using the three-eighth-inch-diameter configuration and the high-temperature test unit described in the First Interim Scientific Report<sup>(1)</sup>.

A number of  $Al_2O_3$  dielectric capacitors with aluminum electrodes were prepared and examined under life testing conditions. Electrical testing of a typical  $Al-Al_2O_3$ -Al capacitor with 3,700-angstrom-thick dielectric revealed a room temperature capacitance (C) of 7,333 pF, and the dissipation factor (DF), 0.0026. When the capacitor was heated to  $250^{\circ}$ C, these values increased to 7,760 pF and 0.0094, respectively. Figure 24 shows the effect of time and exposure to  $250^{\circ}$ C on capacitance and dissipation factor. The test was terminated at 222 hours when it appeared that equilibrium had been reached in the electrical properties at C = 7,640 pF and DF = 0.0072. When the capacitor was returned to

-19-

 $27^{\circ}$ C, the electrical values had changed co C = 7,220 pF and DF = 0.0020. Changes in electrical properties in this capacitor on initial heating demonstrate the necessity for a conditioning step (thermal treatment) prior to performance testing.

Examination of a similar type capacitor employing a thinner dielectric layer (2,840-angstroms dielectric) gave  $27^{\circ}$ C test values of C = 6,890 pF and DF = 0.022. The capacitor was baked at  $400^{\circ}$ C for several hours, then returned to  $27^{\circ}$ C. Electrical properties were then found to be C = 6,685 pF and DF = 0.002. The order-of-magnitude decrease in DF indicates that some fault in the system was improved during the bakeout. The treated capacitor was then life-tested for 165 hours at  $250^{\circ}$ C. The capacitance and dissipation factor remained at 7,070 pF and 0.0100, respectively, as shown in Figure 25. When cooled to  $23^{\circ}$ C, the values were C = 6,675 pF and DF = 0.0020, indicating that the hightemperature thermal treatment had definitely improved capacitor performance.

To further examine the effect of varying dielectric and temperature, an Al-SiO<sub>2</sub>-Al capacitor of the same configuration was life-tested at 250°C. This capacitor had a dielectric thickness of 3,440 angstroms, and, at 23°C, gave test results of C = 4,600 pF and DF = 0.0010. This unit was not thermally pretreated before life testing. The results of baking at 250°C during the test are shown in Figure 26. Note that capacitance is slightly higher than room temperature value, but did not change with time at elevated temperature. Dissipation factor also changes with temperature, and the increase from 0.0026 to 0.0030, revealed in the lower curve of Figure 26, is not readily explained. This phenomena has not shown up in other tests. The elevated temperature exposure appeared to have very little effect because the 23°C readings after the life test were C = 4,570 pF and DF = 0.0010.

### Surface Defect Studies

Previous problems in  $Al_20_3$  dielectric-film deposition, especially relating to the Ta- $Al_20_3$  capacitor system, were studied using temperature-sensitive liquid crystals. Experimental work indicated that the contact

-20--

tab area becomes the weaker part of the capacitor where the tabs have to cross over steps left by previous depositions. The liquid crystal solution used on the subject test capacitors was LC-130 from Pressure Chemical Company, having a color sensitivity from 30.2° to 32.2°C. Variations in conductivity (or resistance) in the capacitor create different temperature zones and are seen in the liquid crystal indicators as color changes.

Figure 27 shows a multilayer Ta-Al<sub>2</sub>0<sub>3</sub> capacitor coated with liquid crystal. A dc potential was applied to the contacts, and it can be seen that color changes began at the tab areas and progressed inward. Thus, the tab areas are the highest conductivity areas of this capacitor. Indications are that this capacitor system has defect regions, rather than a few pinholes, causing its low electrical resistance.

Additional tests were initiated to examine a specially prepared capacitor possessing known shorts. Trials with this type of material using  $A1-A1_20_3$  systems were unsuccessful because the shorts were healed during the testing with liquid crystals. It is of interest to note that potential regions of capacitor weakness were found during this study rather than specific pinholes or clusters as were originally anticipated.

Emphasis was shifted back to  $\text{SiO}_2$  as the dielectric material after the work with  $\text{Al}_2\text{O}_3$  because the lower deposition rate for  $\text{Al}_2\text{O}_3$  (approximately one-half to one-third that of  $\text{SiO}_2$ ) and the higher temperature coefficients of capacitance and dissipation factor more than offset the improvement obtained in dielectric constant.

### Ti0, Capacitor Systems

The requirement for high capacitance per unit volume and also for high value for the product of dielectric constant and deposition rate led to a rather extensive investigation of  $\text{TiO}_2$  as the dielectric. Its bulk dielectric constant of about 100 made it very appealing, compared to  $\text{SiO}_2$  at about 3.75 and  $\text{Al}_2\text{O}_3$  at about 9.6.

-21-

A four-inch diameter x one-fourth-inch-thick TiO, target was obtained from Cerac, Inc. In early sputtering trials, it was found that there was considerable arcing at the three points of contact where clips held the target to the target electrode (arcing did not occur with SiO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub>). Thin slabs of Al<sub>2</sub>O<sub>3</sub> (~.030 inch thick) were placed between the clips, and the TiO2 target, and this reduced the arcing considerably. With this arrangement, sputtering voltages were slowly increased until, at ~1,600 volts, the target shattered. It appeared that this failure may have been due to the high thermal gradient. Cerac, Inc., supplied a replacement target of lower density that might reduce thermal stresses. This target was mounted with a one-half- to one-mm space between it and the water-cooled electrode, thus reducing the thermal gradient in the target. This target cracked at ~1,100 volts. The fracture line ran through two of the areas where it was fastened by the clamps, suggesting that hot spots were still being produced at these points. The target was re-assembled from the pieces and found usable. It was limited to use at only very low voltages, and even at these conditions it cracked further. Additional attempts to sputter TiO, reproducibly were made by examining different mounting schemes. One scheme was to place a one-fourthinch thick  $Al_20_3$  target between the rf electrode and the Ti02. Another was to bond the TiO, directly to the rf electrode with a hightemperature -- low-vapor-pressure adhesive, eliminating the need for clips. These techniques also failed to produce the desired results. A second replacement target was supplied by Cerac, Inc., but it also fractured. This target had been given a special stress relief treatment not normally used in producing these targets. The target fractured while operating at ~1,400 volts.

A number of TiO<sub>2</sub> capacitors were made during this period. Dielectric constants of these capacitors ranged from 27 to 60, with most in the 30 to 35 range. This would be a satisfactory dielectric constant, but deposition rates were very low. Values for the product of dielectric constant and deposition rate were lower for TiO<sub>2</sub> dielectric than for SiO<sub>2</sub>, Capacitors made with TiO<sub>2</sub> having dielectric constants of from

-22-

30 to 40 had sputtering rates so low that the best value obtained was 4.45  $\mu$ /hr. Until some way can be found for improving these rates (generally about ten angstroms per minute with highs of ~20 angstroms per minute), TiO<sub>2</sub> is limited in its application for thin film capacitors.

٠

### Lead Zirconate Titanate Capacitors

In an attempt to produce capacitor films with higher dielectric constants, a disk of lead zirconate titanate (PZT-4 type) was obtained for sputtering trials. This material has a dielectric constant reportedly greater than 1,000. Sputtering trials were made with the PZT-4 specimen attached to the front of a standard four-inch-diameter  $A1_20_3$  target in a central position. The area of the titanate was approximately one-third that of the alumina, creating a situation where both materials would be deposited simultaneously.

To prevent breaking of the titanate target, power was applied at gradually increasing levels, finally sputtering at 1,000 volts. An experimental capacitor 7,350 angstroms thick was deposited in five hours using our three-eighths-inch-diameter capacitor configuration (shown in Figure 28).

Electrical tests revealed a capacitance of 11,500 pF (dielectric constant of 13.5), higher than our previous measurements for sputtered  $Al_20_3$ , but not a significant improvement. The film structure may have been affected by being deposited on a cool substrate and by the presence of significant amounts of  $Al_20_3$ . Use of a hot substrate should promote larger grain size in the deposit, with a resulting higher dielectric constant, but a larger lead zirconate titanate target must be obtained before additional tests can be made.

### Surface and Microstructure Characterization

A brief examination of surface characteristics was initiated in an attempt to learn more about pinhole formation.  $Al_20_3$  and  $Si0_2$  were reviewed for possible gross imperfections. The  $Al_20_3$  dielectric

-23-

layers appeared to present considerable pinhole problems in early work. This situation occurred more frequently in the CVC system than in the Ultek system, and was more prevalent in Al203 than in Si02. In laboratory work with SiO2, dielectric layers deposited in high or ultrahigh vacuum conditions, the pinhole problem seems to have diminished considerably. As an example, a large Al-SiO2-Al capacitor system was examined for pinholes, both with optical and electron microscopy, without detecting pinhole areas. Figure 29 shows two views of an Al-SiO2-Al capacitor system. The upper view reveals a typical area of the capacitor (electrode surface) at 500 X while the lower view depicts a section magnified by electron microscope to 7,000 X. The aluminum electrode surface reveals the characteristics of a smooth substrate, sputtered SiO<sub>2</sub> in this case, and its freedom from pinholes. While it is acknowledged that some pinholes will be present in nearly all sputtered dielectrics, special handling procedures and clean room operation clearly permit a higher quality in capacitor fabrication and a reductior in pinhole probabilities.

-24-

### CONCLUSIONS AND RECOMMENDATIONS

Thin film multilayer capacitors were fabricated using both low energy rf sputtering and vacuum evaporation techniques. Of the dielectric materials examined, including Si02, Al203, Ti02, and lead zirconate titanate, the silicon dioxide dielectric material produced capacitors that gave the highest values for capacitance-per-volume (300  $\mu$ F per cm<sup>3</sup> of deposited material). Capacitors made with A1<sub>2</sub>0<sub>3</sub> were of moderate interest, but deposition techniques were not sufficiently developed to permit the reliability and pinhole freedom required for quality capacitors. Deposition studies of TiO2 were of interest because of the high dielectric constant in the deposited dielectric layers (dielectric constants of up to 60 were obtained). However, problems appearing to reside in the target material and the attendant continual cracking or chipping experienced throughout the deposition studies suggested that improved fabrication techniques for sputtering targets of TiO, may be necessary before additional work is warranted.

Aluminum was preferred as the electrode material because it was conveniently deposited by evaporation and was amenable to healing shorts in dielectric films where pinholes existed. Other electrode materials, such as titanium and tantalum, were also of interest; Ti because it would match well with  $\text{TiO}_2$  films and Ta because its thermal expansion coefficient matches well with  $\text{Al}_2\text{O}_3$ . These metals vaporized at such high temperatures that shorts resulting from pinholes in the dielectric films could not be "healed" by the usual techniques.

The use of North Star's new Class 100 clean room has shown a significant improvement in the electrical properties of capacitors made in the Ultek UHV system. Highest values achieved for dielectric constant times deposition rate for SiO<sub>2</sub> were approximately 5.7 microns per hour. This reflected the improved deposition rate of 290 angstroms per minute for depositing a material with a dielectric constant of only 3.3. Typical deposition rates obtained near the conclusion of this report period show SiO<sub>2</sub> deposited at approximately 235 angstroms per minute with a dielectric constant of approximately 3.5.

-25-

It is recommended that additional work be conducted to develop reliable methods for obtaining thin film multilayer capacitors with a much larger number of capacitive elements. Techniques for interconnecting the electrodes to form a single thin film capacitor of the order of one  $\mu$ F need to be investigated. Additional work is needed to reduce the thickness of the substrates. Because initial investigations of materials that had higher dielectric constants than SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> looked promising, it is recommended that some continuing investigation into the feasibility of thin film capacitors with such materials be instituted.

### -26-

### REFERENCES

- Browning, M. E., Jorgenson, G. V., and Graves, W. H., First Interim Scientific Report, NASA Contract NAS 12-551 (June 1968).
- Berry, R. W., Hall, P. M., and Harris, M. T., <u>Thin Film Technology</u>,
  D. Van Nostrand Company, Inc., pp. 152-3 (1968).
- Vromen, B. H., and Gerstenberg, D., Proc. 1968 IEEE, Electronic Components Conference, pp. 145-51 (May 8-10-1968).
- 4. Pitt, K. E. G., Vacuum, 17, No. 10, p. 560 (October 1967).
- 5. Anderson, D. C., Research/Development, 19, p. 46 (January 1968).
- 6. Novice, M. A., Vacuum, 14, p. 385 (1964).
- Schimoda, R. Y., Hsiek, E. J., and Mayeda, K., <u>Vacuum</u>, <u>18</u>, No. 5, pp. 269-72 (May 1968).
- 8. Pitt, K. E. G., J. Royal Inst. Chem., 88, p. 414 (1964).
- 9. Siddall, G., Vacuum, 9, p. 274 (1959).
- 10. Friest, J., et al., Vacuum, 12, pp. 301-6 (1962).
- 11. Schwartz, N., and Berry, R. W., <u>Physics of Thin Films</u>, <u>2</u> (G. Hass & R. E. Thun, eds.), Academic Press, p. 404-5 (1964).
- Anderson, G. S., Meyer, W., and Wehner, G. K., <u>J. Appl. Phys.</u>, <u>33</u>,
  p. 299 (1962).
- Jorgenson, G. V., and Wehner, G. K., <u>J. Appl. Phys.</u>, <u>36</u>, No. 9, pp. 2672-4 (1965).

### -27-

- 14. Pliskin, W. A., et al., IBM Journal, pp. 461-4 (July 1967).
- Pratt, I. H., Res. & Dev. Tech. Rep. ECOM-2968, U. S. Army Electronics Command, Fort Monmouth, New Jersey (April 1968).

٠

 Pratt, I. H., Proc. 1969 IEEE, Electronics Components Conference, p. 335.

### -28-



FIGURE 1. R.D. MATHIS SPUTTERING MODULE ON NORTH STAR RESEARCH VACUUM STAND

A



FIGURE 2. SUBSTRATE HOLDER AND MASK CHANGER FOR CAPACITOR DEPOSITION

4



FIGURE 3. THIN FILM CAPACITOR FABRICATION IN PLASMA DEPOSITION CHAMBER. UNIT MOUNTED ON CVC VACUUM STAND (OIL DIFFUSION PUMP)

٠



FIGURE 4. CUT-AWAY VIEW OF VACUUM SYSTEM AND SPUTTERING MODULE SHOWING SUBSTRATE TABLE AND SUPPORTS (ULTEK UHV FACILITY).

-32--



FIGURE 5. SPUTTERING SYSTEM FOR THIN FILM CAPACITOR DEVELOPMENT



FIGURE 6. EXPERIMENTAL FIVE-CAPACITOR CONFIGURATION



Film Thickness (Relative)

VARIATION IN SPUTTERED FILM THICKNESS ACROSS DEPOSITION SURFACE FIGURE 7.

-35-



-36-



-37-



-38-

•

Dissipation Factor



-39-

.



Dissipation Factor

-40-

¢



-41-

٠

Frequency (Hz)

FIGURE 13. EFFECT OF FREQUENCY AND TEMPERATURE ON THE DISSIPATION FACTOR OF SERIES BN MULTILAYER CAPACITORS



1.1.

1

-42-

.



-43-

FIGURE 15. EFFECT OF FREQUENCY AND TEMPERATURE ON THE DISSIPATION FACTOR OF SERIES BO THIN FILM CAPACITORS

Dissipation Factor



oupder realice (pr)

1

-44-

٠



(00) əanşeaədwəl

10

22.24

-45 -



FIGURE 18. EFFECT OF TEMPERATURE AND FREQUENCY ON DISSIPATION FACTOR OF SERIES III THIN FILM CAPACITORS

-46-



-47-



FIGURE 20. EFFECT OF FREQUENCY AND TEMPERATURE ON THE DISSIPATION FACTOR OF SERIES IV THIN FILM CAPACITORS.

-48-



-49-





-51--



FIGURE 24. LIFE TEST CHARACTERISTICS AT 250°C OF A1A1203-A1 CAPACITORS WITH 3700 A DIELECTRIC

1.

-52-

٠

2 = = 2







FIGURE 25. LIFE TEST CHARACTERISTICS AT 250°C OF A1-A1<sub>2</sub>0<sub>3</sub>-A1 CAPACITORS WITH 2850 A DIELECTRIC

. e



FIGURE 26. . LIFE TEST CHARACTERISTICS AT 250°C OF A1~Si02-A1 CAPACITORS WITH 3440 Å DIELECTRIC

# REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.

ŧ

-55-



FIGURE 27. COLOR PROFILE OF LARGE TA-A1\_0 CAPACITOR AFTER LIQUID CRYSTAL TREATMENT.

# REPRODUCIBILITY OF THE ORIGINAL PAGE IS POOR.

-56-

٠



.

FIGURE 28. EXPERIMENTAL CAPACITOR ELEMENT USING PZT-4 TYPE DIELECTRIC AND ALUMINUM ELECTRODE



FIGURE 29. SURFACE AND MICROSTRUCTURAL CHARACTERIZATION OF A1-Si0<sub>2</sub>-A1 CAPACITOR (TYPICAL ELECTRODE SECTION)

APPENDIX

į.

### NEW TECHNOLOGY APPENDIX

"After a diligent review of the work performed under this contract, no new innovation, discovery, improvement, or invention was conceived worthy of special reporting at the time of publication."

DISTRIBUTION LIST FINAL REPORT JUNE 1969 ŧ

### Contract Number NAS-12-551

### National Aeronautics and Space Administration

Electronics Research Center		Other Government Agencies	
575 Technology Square			
Cambridge, Massachusetts 02139		Naval Air Systems Command	
Attn: Dr. F. C. Schwarz, Chief		Department of the Navy	
Devices and Circuits Division	(60)	Washington, D. C. 20360	
		Attn: AIR53682	(1)
NASA Headquarters			
Washington, D. C. 20546		Naval Air Development Center	
Attn: Mr. C. Harper Code RD-(A)	(1)	Johnsville, Warminster,	
Attn: Mr. James Lazar Code RNT	(1)	Pennsylvania 18974	
Attn: Mr. Herbert D. Rochen Code RNP	(1)	Attn: Mr. J. Segrest, AETD	(1)
Attn: Mr. P. T. Maxwell Code RNW	(1)		
Attn: Mr. Charles H. Gould Code RE	(1)	Naval Air Test Center	
Attn: Mr. A. J. Evans Code RA	(1)	Patuxent River, Maryland 20670	
		Attn: Mr. T. P. Wilson, WST	(1)
Langley Research Center			
Hampton, Virginia 23365		USAECOM	
Attn: Mr. Merton Sussman		Fort Monmouth, New Jersey 07703	
Bldg. 1202, M.S. 472	(1)	Attn: AMSEL-KL-PG	
,		Mr. Frank J. Wrublewski	(1)
Goddard Space Flight Center		Attn: Mr. Robreski	(1)
Greenbelt, Maryland 20771			()
Attn: Mr. Fred Yagerhofer Code 716.3	(1)	Mr. Gerald Leighton, SEPO	
heen, he fied fagetheter oode fio.s	(-)	Division of Space Nuclear Systems	
Louis Research Contor		Washington, D. C. 20545	(1)
Claveland Obio (4135			( - )
Atta Mr. H. A. Shumakor Code 52/4	(1)	Mr. F. Morris Howard Code 0422	
Atta: Mr. Roward Lubarday Code 5244	(1)	Naval Facilities Engr Command	
Attn: Mr. Bernard Lubarsky Code 5000	(1)	Nuclear Power Division	
Marcal Constant		Machineten D C 20200	(1)
Manned Spacecrait Center		washington, D. C. 20590	$(\mathbf{T})$
Houston, Texas 7/501	(1)	Common line Officer	
Attn: Mr. F. E. Eastman, EE4	(1)	Commanding Officer	
		U. S. Army, MERDC	
Scientific and Technical Information Facility		Systems Application Division, SME	B-BD
Post Office Box 33		Fort Belvoir, Virginia 22060	(
College Park, Maryland 20740	(0)	Attn: Mr. L. Gaddy, Jr.	(1)
Attn: Acquisitions Branch (-AK/DL	(2)		
		Mr. Richard L. Verga, AIPE-2	
George C. Marshall Space Flight Center		Aeropropulsion Laboratory	
Marshall Space Flight Center, Alabama 35812		Wright Patterson Air Force Base	
Attn: Mr. R. Boehme R-ASTR-E		Ohio 45333	(1)
Building 4487-BB	(1)		
		Mr. B. J. Wilson Code 5222	
Mission Analysis Division-OART		Naval Research Laboratory	
Moffett Field, Calif. 94035		Washington, D. C. 20390	(1)
Attn: Dr. F. T. Casal	(1)		
Mail Stop 202-8			

-2-

Mr. Myron Lowe, Code SS 130 Federal Aviation Agency 800 Independence Avenue Southwest Washington, D. C. 20553	(1)	Hu In El
Mr. Robert C. Hamilton IDA-Room 19, Ninth Floor 400 Army-Navy Drive Arlington, Virginia 22202	(1)	Mı Je 48
Mr. Phil Binderman Naval Air Systems Command AIR-5335 Dept. of Navy Washington, D. C.	(1)	Pa Ph 38 Pa
Mr. Jacob A. Adams ASBEP-USAF Wright Patterson AFB, Ohio 45433 Mr. L. M. Cobb	(1)	MI
AEPD, AEE Division Naval Air Development Center Johnsville, Pa. 18974	(1)	SI 71 Hu Di
Chief, Aerospace Power Division Air Force Aeropropulsion Lab. Wright Patterson AFB, Ohio 45433	(1)	1 Mi Mi
Airesearch Manufacturing Company 2525 West 190th Street Torrance, California 90509 Attn: Mr. K. M. Chirgwin Hamilton Standard, Electronics Depart-	(1)	Ac L: Di Bo
ment Windsor Locks, Connecticut 06096 Attn: Mr. R. E. Sullivan	(1)	Po Se Mo
Consolidated Avionics 800 Shames Drive Westbury, New York 11590 Attn: Mr. G. O'Sullivan	(1)	3 Pl Di
Dr. F. Storm General Electric Company Research and Development Center Post Office Box 8 Schenectady, New York 12301	(1)	We Re Be P:
Mr. V. J. Wattengurger General Electric, UFSTC Box 8555		Di Di
Philadelphia, Pennsylvania 19101	(1)	D

)	Hughes Aircraft Company Imperial Highway El Segundo, California 90245 Attn: Mr. W. E. Michel Department 22-28-00 Building 366 M/s522	(1)
)	Mr. Alden Schloss Jet Propulsion Laboratory 4800 Oak Drive Pasadena, California 91103	(1)
)	Philco Ford Corporation 3825 Fabian Way Palo Alto, California 94303 Attn: Mr. R. J. Grant Space Power and Propulsion	(1)
)	Mr. W. F. Wrye Sperry Rand Space Support Division	
)	Huntsville, Alabama 35801	(1)
	Dr. Mahmoud Riaz 1769 Dupont Avenue South Minneapolis, Minnesota 55403	(1)
)	Mr. H. James Westinghouse Electric Corporation Aerospace Electrical Division Lima, Ohio 45802	
)	Dr. Karl Martinez Boeing Company Post Office Box 3868 Seattle, Washington 98124	(1)
)	Mosher C. Clifford Edison Electric Institute 3221 Walnut Street Philadelphia, Pennsylvania 19104	(1)
)	Dr. A. H. B. Walker Westinghouse Electric Corporation Research Center Beulah Road	
)	Pittsburgh, Pennsylvania 15235	(1)
	Professor Thomas G. Wilson School of Electrical Engineering Duke University Durham, North Carolina 27707	(1)
)	Dr. S. D. T. Robertson Department of Electrical Engineering	
	University of Toronto	(1)
	TOLOHEO, ONNDA	( + )

Mr. L. Stratton Arthur D. Little, Inc. Acorn Park Cambridge, Massachusetts 02140	(1)	Mr. R. Dickman Lear Siegler, Inc. Power Equipment Division Post Office Box 6719 Cleveland, Ohio 44101	(1)
Mr. J. Pierro North American Rockwell Corporation Internationa Airport Los Angeles, California 90009	(1)	Vapor Corporation Va-Air Division Post Office Box 533	
Dr. Victor Wouk Gulton Industries		Attn: Mr. B. E. Butenkoff	(1)
Metuchen, New Jersey 08840	(1)	Post Office Box 2973 West Durham Station	(1)
Mr. P. Muchnick Raytheon Company		Durham, North Carolina 27705	(1)
Sorensen Operation South Norwalk, Connecticut 06854	(1)	Professor R. G. Hoft College of Engineering University of Missouri	
Mr. Howard B. Hamilton 108 Pennsylvania Hall University of Pittsburgh		Columbia, Missouri 65201 Mr. Lionel Boulet, Director	(1)
Pittsburgh, Pennsylvania 15213	(1)	Research Institute Quebec Hydroelectric Commission	
Mr. Ray E. Morgan General Electric Company Research and Development Center		Montreal, P. Q., CANADA	(1)
Post Office Box 8 Schenectady, New York 12301	(1)	Bendix Corp. 9 Meriam St. Lexington, Mass. 02173	(1)
Mr. J. Lingle		Mr. Duane Rife	
600 Second Street North Hopkins, Minnesota 55343	(1)	Westinghouse Electric Corp. Lima, Ohio	(1)
Power Information Center 3401 Market Street, Room 2107		Mr. D. L. Plette General Electric Corp.	(1)
Philadelphia, Pennsylvania 19104	(1)	waynesboro, virginia	(1)
Mr. T. Macie Jet Propulsion Laboratory California Institute of Technology		Mr. Robert C. Baker Sundstrand Aviation 4747 Harrison Ave. Rockford, Ill.	(1)
4800 Oak Grove Drive, Bldg. 122/103 Pasadena, California 91103	(1)	Dr. A. Bose Bose Corp.	
Mr. D. Glaser Space Technology Laboratories, Inc. One Space Park		17 Erie Drive Natick, Mass. 01760	(1)
Redondo Beach, California 90278	(1)	Mr. Richard Soshea Hewlett-Packard Corp.	
Mr. J. Radnick ITT Research Institute Ten West 35th Street		Palo Alto, California	
Chicago, Illinois 60616	(1)		

-3-

Mr. R. Dickman

Mr. Ralph W. Snyder Group Engineer, Dept. 6225 Building 151, Lockheed 1111 Lockheed Way Sunnyvale, Calif. 94088

Mr. Herbert M. Wick Jet Propulsion Laboratory Spacecraft Power Scction 4800 Oak Grove Drive Pasadena, Calif. 91103

Mr. James A. Aldrich United Airlines Engineering Dept. International Airport San Francisco, Calif. 94128 (1)

Mr. Lewis Weiner M/S 4199 Boeing Company Commercial Airplane Division P. O. 3733 Seattle, Wash. 98124

Mr. M. J. Cronin Lockheed California Co. Bldg. 170-Bl Burbank, Calif. 91503 (1)

Mr. R. C. Munroe American Airlines Maint. & Engineering Dept. Tulsa, Okla. 74151 (1)

Mr. Robert G. Sprague Sprague Electric Co. North Adams, Mass. (1)

Mr. W. O. Fleckenstein Western Electric Princeton, N. J. -4-

(1)

(1)

(1)

(1)