

CrossMark

Available online at www.sciencedirect.com



Procedia Materials Science 10 (2015) 441 - 445



www.elsevier.com/locate/procedia

2nd International Conference on Nanomaterials and Technologies (CNT 2014)

Stacked Dual Oxide Nano MOS Parameter Optimization For 3-D IC Realization

Ch.Sathyanarayana¹ S.P.Venu Madhava Rao², EVLN Ranga Charyulu³

¹Asst.Prof ECE,SNIST, Yamnampet, Ghatkesar, Hyderabad,Telangana 501301,India ² Professor and Head ECE,SNIST, Yamnampet, Ghatkesar, Hyderabad,Telangana 501301,India ³ Professor ECE,GCET, Cheeryal Village,KeesaraMandal, R.R.Dist., 501301,Telangana 501301,India

Abstract

With advent of nano technology, a threshold voltage of a MOSFET can be engineered. In order to increase the packing density of the transistors on multicore processor/ SOC with FPGA and processor, and 3-D IC realization, stacking of materials are necessary with lesser parasites like capacitance, voltage drop etc. In this paper, we present Silicon as a base material and metal like TiN (Titanium Nitride) as top layer is analyzed. The parameters of the different stacked materials are optimized to achieve required C_{Stack} (Stack Capacitance) and V_{Th} It is used explore the behavior of dual oxide MOS parameters like oxide material, electron affinity, bandgap, dielectric constant, and thickness.

© 2015 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).

Peer-review under responsibility of the International Conference on Nanomaterials and Technologies (CNT 2014) *Keywords*:TiN;Stack capacitance;stacked material;electron affinity;bandgap;dielectric constant;thickness.

1. Introduction

A CMOS circuit has been achieved throughout the last decades by scaling the geometric dimensions of the metal oxide-semiconductor field-effect-transistor (MOSFET). This scaling had to be accompanied by a decrease in the gate oxide thickness in order to maintain electrostatic control of the charges induced in the channel.

The silicon industry has been scaling SiO₂ aggressively for the past 15 years for low power, high performance CMOS logic applications. SiO₂ thin films as thin as 1.2 nm have already been utilized, however tunneling current increases exponentially for decreasing dielectric thickness, becoming significant for SiO₂ films thinner than 3 nm. Another problem for ultra-thin SiO₂ dielectric layers, when p+ polysilicon is used as gate contact in P-MOSFET's, is the low barrier against boron diffusion which causes a shift in the device threshold voltage. To overcome these problems, much research is directed to the substitution of SiO2 by high – κ materials making possible the use of

thicker films. An alternative material, in spite of its relatively low dielectric constant, is SiO_xN_y because it is totally compatible with the silicon MOS technology and has improved properties, such as enhanced resistance to high field stress, enhanced hot carrier immunity, resistance against boron penetration, higher dielectric strength and higher dielectric constant, over conventional SiO2. This material, obtained through a thermal oxynitridation, is already utilized in the MOS technology.

However, according with the international Technology Roadmap for Semiconductors, to meet the scaling goals. and at the same time keep the gate leakage current within tolerable limits (10 A/cm2) a dielectric constant higher than 25 will be needed. There are numerous challenges associated with implementing such an advanced gate stack, including ensuring adequate channel carrier mobility with the new high- κ dielectric, and reducing to tolerable levels the defects, charge trapping, and instabilities at the high- κ / Si interface. Its important to observe that electric permittivity is not the unique criterion for dielectric performance, it is also desirable that the material present the following properties: to be amorphous, in order to eliminate leakage along grain boundaries, have a large optical bandgap, have a large band offset between its conduction/valence band and Si conduction/valence band, be thermodynamically stable and a good barrier against boron diffusion and present a good silicon dielectric interface quality

2. MOS Capacitors Fabrications

Two sets of MOS Capacitors were fabricated on p-type – oriented silicon wafers with resistivity in the 1-10 Ω .cm range. The silicon substrates were chemically cleaned by standard RCA procedure and subsequent etching in diluted HF solution to remove the native SiO2 layer. In sequence ~ 58 nm of TiN insulating layer was deposited by reactive sputtering from Ar (60%) and O2 (40%). In the case of the double gate layer, firstly a SiO2 thin film was thermally grown at 1000°C in O2. ambient following by the TiN film deposition. In the table I, are shown the set of fabricated MOS capacitors and studied in this work. The metallic contacts for all of the studied capacitors were obtained by the sputtering technique depositing 300 nm of Al. The 9x10-4 cm2 capacitor contact area was defined

obtained by the sputtering technique depositing 300 nm of Al. The 9x10-4 cm2 capacitor contact area was defined by photolithography and subsequent chemical etching; the contacts were annealed in forming gas atmosphere (4% of H2 and 96% of N2) at 450°C for 30 min. The high (1MHz) frequency C-V measurements.

3. Parameters and Its Varaiation

The parameters of MOS capacitors like energy, potential, electric field and charge density to measured. These parametyers are to be measured with respect to the distance. A threshold voltage of a MOSFET can be engineered. In order to increase the packing density of the transistors on multicore processor/ SOC with FPGA and processor, and 3-D IC realization, stacking of materials are necessary with lesser parasites like capacitance, voltage drop etc. In this paper, we present Silicon as a base material and metal like TiN (Titanium Nitride) as top layer is analyzed. The parameters of the different stacked materials are optimized to achieve required C_{Stack} (Stack Capacitance) and V_{Th}

4.Results

A.Energy



Figure 1.Energy verses Distance(nm).



Figure 2.Potential verses Distance(nm)

C.Electric Field



Figure 3.Electric Field verses Distance(nm)

D.Charge Density



5. Conclusions

The parameters of the different stacked materials are optimized to achieve required C_{Stack} (Stack Capacitance) and $V_{\text{Th.}}$ First result gives the information about energy levels. Second result explains the potential. Third result about electric field. Fourth result is the variation of charge density.

References

Band Structure of Semiconductors By I. M. TSIDILKOVSKIAcademy of Sciences, Sverdlovsk, USSRTranslated byR. S.WADHWA SwedenPERGAMONVol. 1. GREENAWAY & HARBEKEOptical Properties and Band Structures of SemiconductorsVol. 2. RAYII-IV CompoundsVol. 3. NAG

Electrical Conduction in Solid Materials (PhysicochemicalBases and Possible Applications)

Vol. 10. TANNERX-Ray Diffraction TopographyVol. 11. ROYTunnelling and Negative Resistance Phenomena in SemiconductorsVol. 12. KRISHNAN, SRINIVASAN & DEVANARAYANAN Thermal Expansion of CrystalsVol. 13. WILLIAMS & HALL

Luminescence and the Light Emitting DiodeVol. 14. KAO & HWANG Electrical Transport in Solids Vol. 15. CHEN & KIRSH

The Analysis of Thermally Stimulated Processes Vol. 16. PAMPLIN Crystal Growth (2nd Edition) Vol. 18. POZHELA Plasma and Current Instabilities in Semiconductors

G.He et al. Structural and interfacial properties of high-k HfOxNy gate dielectric films. Materials Science in Semiconductor Processing, 9 (2006) 870.

J-H Park et al., Electrical properties of HfOxNy thin films deposited by PECVD. Surface & Coatings Technology, 201 (2007) 5336.

E.Amat et al. Influence of the SiO2 layer thickness on the degradation of HfO2/SiO2 stacks subjected to static and dynamic stress conditions. Microelectronics Reliability, 47 (2007) 544.

Masaru Kadoshima et al. Rutile-type TiO2 thin film for high-k gate insulator, Thin Solid Films, 424, 224 (2003).

Jun-Ying Zhang, et al. Nanocrystalline TiO2 films studied by optical, XRD and FTIR spectroscopy, Journal of Non-Crystalline Solids, 303 (2002) 134. (1999) 6034.

H.D.B. Gottlob et.al. Introduction of crystalline high-k gate dielectrics in a CMOS process, Journal of Non-Crystalline Solids, 351 (2005) 1885. K. Eriguchi, Y.Harada, M. Niwa, Effects of base layer thickness on reliability of CVD Si3N4 stack gate dielectrics Microelectronics Reliability, 41 (2001) 587.

C. S.Mian, I. Flora, Nitrogen in ultra-thin gate oxides: its profile and functions, Solid-State Electronics, 43 (1999) 1997

G.lucovsky, Silicon oxide/silicon nitride dual-layer films: a stacked gate dielectric for the 21 st century. Journal of Non-Crystalline solids 254 (1999) 26.

M.L.Green, Ultrathin (< 4nm) SiO2 and Si-O-N gate dielectric layers for silicon microelectronics: Undestanding the processing, structure, and physical and electrical limits. J. Appl.Phys. APPLIED PHYSICS REVIEW, Vol.90, number 5 (2001)2057.

]B.Hajji, P.Temple-Boyer, F. Olivié, A. Martinez, Electrical characterisation of thin silicon oxynitride films deposited by low pressure chemical vapour deposition. Thin Solid Films, 354 (1999) 9.

J.Chan, et al., Oxynitride gate dielectric prepared by thermal oxidation of low-pressure chemical vapor deposition siliconrich silicon nitride. Microeletronics Reliability, 43 (2003) 611.