

Available online at www.sciencedirect.com**SciVerse ScienceDirect**

Procedia Engineering 31 (2012) 928 – 933

**Procedia
Engineering**www.elsevier.com/locate/procedia

International Conference on Advances in Computational Modeling and Simulation

Optimization and Numerical Simulation of Multi-layer Microchannel Heat Sink

Baodong Shao^{*}, Lifeng Wang, Heming Cheng, Jianyun Li*Department of Engineering Mechanics, Architecter of Civil Engineering, Kunming University of Science and Technology,
Kunming., 650500, People's Republic of China*

Abstract

The configuration sizes of multi-layer microchannel heat sink is optimized in order to enhance the performance of the high flux chip, which is $556\text{W}/\text{cm}^2$. Taking the thermal resistance and the pressure drop as goal functions, a double-objective optimization model was proposed based on the thermal resistance network model. The optimized microchannel heat sink is numerically simulated by computational fluid dynamics (CFD) software. The number of microchannel in width n_1 and that in height n_2 are 24 and 2, the width of optimized optimized microchannel and fin are 196 and 50 μm , respectively, and the corresponding total thermal resistance of the whole microchannel heat sink is $0.4025\text{ }^\circ\text{C}/\text{W}$. The highest temperature is less than 98°C , which can satisfy the requirement of chip to temperature. The maximum temperature difference is 77.8673°C , and the transferred power of heat flux is 200W, so the total thermal resistance R_{total} is $0.3893\text{ }^\circ\text{C}/\text{W}$, which agrees well with the analysis result of thermal resistance network model.

© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Kunming University of Science and Technology Open access under [CC BY-NC-ND license](http://creativecommons.org/licenses/by-nc-nd/3.0/).

Keywords: Microchannel Heat Sink, Optimization Design, Numerical Simulation;

1. Introduction

With the developments of international international aerospace technology, micro-electromechanical system and micro-machining technology, to transfer more heat generated by the high flux chip to keep the stable and reliable operation of the devices presents problems to be solved in microelectronic industry^[1].

^{*} Corresponding author. Tel.: +86-0871-3302412.
E-mail address: shbd_1221@163.com.

When the heat flux of micro-electronic devices exceeds 100 W/cm^2 , traditional cooling method is unlikely to meet the cooling needs^[2], and microchannel heat sink has been an effective kind of substitute method. The configuration sizes of microchannel can significantly affect the heat transfer performance of microchannel heat sink, and the optimization microchannel heat sink can enhance its heat transfer performance. Chong et al.^[3] modeled a single layer counter flow and a double layer counter flow microchannel heat sink with rectangular channels by employing the thermal resistance network, and the accuracy of the prediction was verified by comparing the results obtained with those from the more comprehensive three dimensional CFD conjugate heat transfer model, and good agreements were obtained. The results showed that the overall thermal resistance was related with configuration sizes of microchannel heat sink. Shao et al.^[4] optimized the cross-section sizes of microchannels, the heat flux of chip is 278 W/cm^2 , and through the optimization microchannel heat sink, the highest temperature in the chip could be kept below 42°C . They^[5] also optimized the configuration sizes of microchannel cooling heat sink using the thermal resistance network model, for the heat sink to cool a chip with the sizes of $L \times W = 2.5\text{mm} \times 2.5\text{mm}$ and the power of 8W , the optimized width and height of the microchannel are 154 and $1000 \mu\text{m}$, respectively, and its corresponding total thermal resistance is 8.255K/W .

Though the optimized single-layer microchannel cooling heat sink can keep the temperature of chip below its working temperature, the power of the chip is low. In this paper, the configuration sizes of multi-layer microchannel cooling heat sink is optimized, and which cooling performance is simulated by CFD software, and the total thermal resistance is calculated to compare with that of thermal resistance network model.

2. Problem description

2.1. Microchannel heat sink

A double-layer microchannel cooling heat sink is shown in Figure 1, which is used to cool a chip with the sizes of $L \times W = 6\text{mm} \times 6\text{mm}$, and the power is 200W , and the corresponding heat flux is 556W/cm^2 . The working fluid is deionized water. In Figure 1, W_c and H_c are the width and depth of microchannel, W_f and H_f is the width and depth of fin, and H_{sub} is the thickness of substrate. For the symmetry of the structure of model and load, the computational zone can be half microchannel and fin and the schematic diagram of computational zone cross-section is shown in Figure 2.




Fig. 1. schematic diagram of three-dimension rectangle double-layer microchannel cooling heat sink

where the fin conduction thermal resistance R_{fin} is:

$$R_{fin} = \frac{2H_f}{k_s W_c L} \quad (2)$$

The fin convection thermal resistance $R_{fin,conv}$ is:

$$R_{fin,conv} = \frac{2}{h_{conv} W_c L} \quad (3)$$

and other thermal resistances are the same as those of reference [5].

In equation (1), the parallel symbol “ \parallel ” is defined as:

$$x \parallel y = \frac{x \cdot y}{x + y} \quad (4)$$

According to equation (1), the total thermal resistance of the whole microchannel heat sink can be expressed as:

$$R_{total} = \frac{R'_{total}}{2n_1} \quad (5)$$

where n_1 is the number of single-layer microchannels or the number of microchannels in wide.

Besides thermal resistance, pressure drop affects the heat transfer performance of microchannel cooling heat sink^[6]:

$$\Delta P = 2f\rho_l u_{ave}^2 L / D_h \quad (6)$$

The means of symbols above equations can be seen in reference [5].

3. Optimization design and results

Select the number of microchannel in width n_1 and that in height n_2 , the width of microchannel W_c and fin W_f , and the height of microchannel H_c and fin H_f as design variable, expressed as x_1, x_2, x_3, x_4, x_5 and x_6 , respectively, and written in vector $\mathbf{x} = [x_1, x_2, x_3, x_4, x_5, x_6]$. The formula (1) and (6) are goal functions, and can be written in function of \mathbf{x} , as $f_1(\mathbf{x})$ and $f_2(\mathbf{x})$. The width of heat sink is constraint, and the boundary of variables are construct, the multi-objective optimization problem is:

$$\left\{ \begin{array}{l} \text{Find} \quad \mathbf{x} \\ \min \quad F(\mathbf{x}) = \min \{f_1(\mathbf{x}), f_2(\mathbf{x})\} \\ \text{s.t.} \quad x_1 x_3 + (x_1 + 1)x_4 - 0.006 = 0 \\ \quad \quad x_2 x_5 + (x_2 + 1)x_6 - 0.0025 = 0 \\ \quad \quad 2 \leq x_1 \leq 100 \\ \quad \quad 1 \leq x_2 \leq 20 \\ \quad \quad 2 \times 10^{-5} \leq x_3, x_4 \leq 10^{-3} \\ \quad \quad 5 \times 10^{-5} \leq x_5, x_6 \leq 10^{-3} \end{array} \right. \quad (7)$$

The above multi-objective optimization problem is solved by Adaptive Genetic algorithms, which can be seen in reference [7]. The optimized results of configuration sizes of microchannel cooling heat sink are shown in Table 1, and the total and component thermal resistance are listed in Table 2.

Table 1. Configuration sizes of microchannel cooling heat sink

n_1	n_2	W_c (μm)	W_f (μm)	H_c (μm)	H_f (μm)
24	2	196	50	1000	100

Table 1. Total and component thermal resistance of microchannel cooling heat sink

R_{total} °C/W	R_{base} °C/W	R_{wall} °C/W	R_{fin} °C/W	$R_{base,conv}$ °C/W	$R_{wall,conv}$ °C/W	$R_{fin,conv}$ °C/W	R_{fluid} °C/W
0.4025	0.0124	0.4328	0.2504	0.5120	0.0326	0.0218	0.1204

4. Numerical simulation and discussion

The numerical simulation is used to verify the cooling performance of optimal microchannel cooling heat sink by using electronics cooling software that has been previously used in analyzing the heat transfer character in electronics and chip cooling applications, which uses finite volume method to solve CFD problem. The inlet velocity and density of deionized water is 0.02m/s and 997kg/m³, the specific heat is 4179 J/kg°C, and the thermal conductivity of the substrate and deionized water is 148 and 0.613 W/m°C, respectively. The Reynolds number estimated by the above conditions is about 350, therefore the flow is laminar.

Figure 4 shows the temperature distribution of the whole microchannel cooling heat sink. The highest temperature is less than 98°C, which can satisfy the requirement of chip to temperature. The maximum temperature difference is 77.8673°C, and the transferred power of heat flux is 200W, so the total thermal resistance R_{total} is 0.3893 °C/W. Compared with the analysis results by thermal resistance model in Table 2, the relative error is 3.2795 percent, which shows the results of numerical simulation agree well with the analysis results. Figure 5 shows the temperature distribution of deionized water in microchannel. The highest temperature is less than 80 °C, so the deionized water is still at fluid state.




Fig. 4. The temperature distribution of whole microchannel cooling heat sink




Fig. 5. The temperature distribution of deionized water in microchannel

5. Conclusions

A multi-layer microchannel cooling heat sink is optimized using adaptive GA considering the couple solution of the flow and heat transfer, and numerical simulation is used to verify the cooling performance of optimal microchannel cooling heat sink.

The number of microchannel in width n_1 and that in height n_2 are 24 and 2, the width of optimized microchannel and fin are 196 and 50 μm , respectively, and the corresponding total thermal resistance of the whole microchannel heat sink is 0.4025 $^\circ\text{C}/\text{W}$.

The results of numerical simulation agree well with the analysis result, which shows that the theory analysis of thermal resistance network model is reasonable.

The simulation results also show that the optimized microchannel cooling heat sink has favorable heat transfer performance, which can satisfy the requirement for removal of high heat flux in new-generation chips.

Acknowledgements

The work would not have been possible without the financial support of Yunnan Basic Application Research Emphases Item (No. 2007A0015Z) and Yunnan Education Science Research Fund (No. 2010Y382).

References

- [1] Zeng-yuan, GUO. Focus of current world heat transfer field-cooling of microelectronics devices. *Chinese Science Fund*; 1988, 2: 20-25
- [2] Kleiner, M. B., Kuehn, S.A. and Habeger, K. High performance forced air cooling scheme employing micro channel heat exchangers. *IEEE Transactions on Components, Packaging and Manufacturing Technology Part A*; 1995, 18 (4): 795-804
- [3] Chong, S. H., Ooi, K. T. and Wong, T. N. Optimization of single and double layre counter flow microchannel heat sinks. *Applied Thermal Engineering*; 2002, 22: 1569-1585
- [4] Shao, B. D., Sun, Z. W. and Wang, L. F. Optimization design of micro-channel cooling heat sink. *International Journal of Numerical Methods for Heat and Fluid Flow*; 2007, 17 (6): 628-637
- [5] Shao, B. D., Wang, L. F., Li, J. Y. and Sun, Z.W. Application of thermal resistance network model in optimization design of micro-channel cooling heat sink. *International Journal of Numerical Methods for Heat and Fluid Flow*; 2009, 19 (3-4): 535-545
- [6] Wu, H. Y. and Cheng, P. An experimental study of convective heat transfer in silicon micro-channels with different surface conditions. *International Journal fo Heat Mass Transfer*; 2003, 46 (14): 2547-2556
- [7] Shao, B. D., Wang, L. F., Li, J. Y. And Cheng, H. M. Multi-objective optimization design of a micro-channel heat sink using adaptive genetic algorithm. *International Journal of Numerical Methods for Heat and Fluid Flow*; 2011, 21 (3-4): 353-364