# Polynomial Division Using Left Shift Register 

P. Sarkar, B. K. Roy and P. P. Choudhury<br>Computer Science Unit, Indian Statistical Institute 203, B.T. Road, Calcutta 700035, India<br>\{palash, bimal, pabitra\}©isical.ernet.in<br>R. Barua<br>Stat/Math Unit, Indian Statistical Institute<br>203, B.T. Road, Calcutta 700035, India<br>rana@isical.ernet.in<br>(Received December 1996; accepted October 1997)


#### Abstract

In this short note, we describe a simple polynomial division circuit based on a left shift register. The circuit essentially performs the modulo operation $f(x) \bmod p(x)$. It is shown how the same circuit can be used to perform $f(x) g(x) \bmod p(x)$. Applications to standard basis multiplication and encoding and decoding of systematic cyclic codes are also described.


Keywords-VLSI, Shift register, Polynomial division, Finite field arithmetic.

## 1. INTRODUCTION

Polynomial division over $G F(2)$ are of fundamental importance in designing circuits for error correcting codes. Presently, this is done using Linear Feedback Shift Register (LFSR) [1,2]. In this short note, we describe simple circuits using a left shift register to perform the operations $f(x) \bmod p(x)$ and $f(x) g(x) \bmod p(x)$. The main advantage of our scheme is that the circuit for performing $f(x) \bmod p(x)$ (which we will call the MOD circuit) is independent of $p(x)$ and the same circuit can be used for dividing by another polynomial of the same degree (requiring only a change in stored values). Moreover, this MOD circuit can also be used to perform $f(x) g(x) \bmod p(x)$ for arbitrary polynomials $f(x)$ and $g(x)$. For corresponding LFSR circuits which perform modulo multiplication, $p(x)$ along with one of $f(x)$ or $g(x)$ must be fixed. This flexibility allows the MOD circuit to be used as a standard basis multiplier. The trade-off being that our circuit require additional flip-flops and EX-OR gates. A second advantage is that compared to the corresponding LFSR circuit, the MOD circuit takes less clock cycles to perform the operation $f(x) \bmod p(x)$.

In what follows, all operations are over $G F(2)$.

## 2. POLYNOMIAL DIVISION

Let $p(x)=x^{n}+a_{n-1} x^{n-1}+\cdots+a_{0}$ be a fixed polynomial of degree $n$.
Then, $x^{n}(\bmod p(x))=a_{n-1} x^{n-1}+\cdots+a_{0}$.
Let $x^{n+\alpha}(\bmod p(x))=c_{n-1} x^{n-1}+\cdots+c_{0}, \alpha \geq 0$.

Then,

$$
\begin{aligned}
x^{n+\alpha+1}(\bmod p(x))= & c_{n-1} x^{n}+\cdots+c_{0} x \\
= & c_{n-1}\left(a_{n-1} x^{n-1}+\cdots+a_{0}\right)+c_{n-2} x^{n-1}+\cdots+c_{0} x \\
= & \left(c_{n-1} a_{n-1}+c_{n-2}\right) x^{n-1}+\left(c_{n-1} a_{n-2}+c_{n-3}\right) x^{n-2} \\
& +\cdots+\left(c_{n-1} a_{1}+c_{0}\right) x+c_{n-1} a_{0} .
\end{aligned}
$$

Using the natural representation of polynomials as vectors, we can say that if $x=\left[c_{n-1}, \ldots, c_{0}\right]$ be the vector representing $x^{n+\alpha}(\bmod p(x))$, then the vector $y=\left[c_{n-1}^{\prime}, \ldots, c_{0}^{\prime}\right]$ representing $x^{n+\alpha+1}(\bmod p(x))$ is obtained as follows:

$$
\left[\begin{array}{ccccc}
a_{n-1} & 1 & 0 & \ldots & 0 \\
a_{n-2} & 0 & 1 & \ldots & 0 \\
\cdot & \cdot & . & \ldots & . \\
a_{1} & 0 & 0 & \ldots & 1 \\
a_{0} & 0 & 0 & \ldots & 0
\end{array}\right]\left[\begin{array}{c}
c_{n-1} \\
\cdot \\
\cdot \\
\cdot \\
c_{0}
\end{array}\right]=\left[\begin{array}{c}
c_{n-1}^{\prime} \\
\cdot \\
\cdot \\
\cdot \\
c_{0}^{\prime}
\end{array}\right]
$$

which we can write as $A \underline{x}^{\top}=\underline{y}^{\top}$.
We first describe an algorithm for obtaining $f(x)(\bmod p(x))$ for any polynomial $f(x)=f_{m} x^{m}+$ $f_{m-1} x^{m-1}+\cdots+f_{0}$ with $f_{m}=1$.

## Algorithm $\mathcal{A}$.

input $\underset{f}{f}=\left(f_{m}, \ldots, f_{0}\right)$ a vector representing the polynomial $f(x)$.
output $\underline{r}=\left(r_{n-1}, \ldots, r_{0}\right)$ a vector representing the polynomial $f(x)(\bmod p(x))$
method
begin

$$
\underline{r}=\left(f_{n-1}, \ldots, f_{0}\right)
$$

$t=\left(a_{n-1}, \ldots, a_{0}\right)$
for $i=0$ to $(m-n)$ do

$$
\begin{aligned}
& \text { if }\left(f_{n+i}=1\right) \underline{r}=\underline{r}+\underline{t} \\
& \underline{t}=A \underline{t}
\end{aligned}
$$

od
end
Remark 2.1.

1. Correctness of the algorithm follow from the previous discussion.
2. Assuming that the loop can be executed in one clock cycle, the algorithm takes $m-n+1$ clock cycles. Next, we show how to execute the loop in one clock cycle.

Let $\underset{\sim}{x}=\left(c_{n-1}, \ldots, c_{0}\right)$ and $\mathcal{C}$ be an $(n+1)$ cell left shift register. Let the contents of $\mathcal{C}$ be ( $d, c_{n-1}, \ldots, c_{0}$ ), where $d$ means don't care. Now $\mathcal{C}$ is left shifted once. If the content of the first cell is 1 , then $\left(a_{n-1}, \ldots, a_{0}\right)$ is added bitwise to the contents of $\mathcal{C}$ leaving out the first cell. Then the contents of $\mathcal{C}$ (leaving out the first cell) gives the vector $\underline{y}=A x$.

Using this implementation of the operation $\underline{t}=A \underline{t}$, it is easy to implement Algorithm $\mathcal{A}$ in VLSI. We essentially compute the powers $x^{i}(\bmod p(x))$ and add up the partial results in another register. The entire MOD circuit is shown in Figure 1 which operates as follows.
Initially, $\mathcal{C}$ is loaded with $\left(0, a_{n-1}, \ldots, a_{0}\right)$ and $\mathcal{R}$ is loaded with ( $f_{n-1}, \ldots, f_{0}$ ). The register $\mathcal{P}$ contains the fixed vector ( $a_{n-1}, \ldots, a_{0}$ ). The coefficient $f_{n+i} 0 \leq i \leq m-n$ is available in the $i^{\text {th }}$ clock cycle. In the positive half of the $i^{\text {th }}$ clock cycle, $\mathcal{C}$ is evolved (left shifted) once and if $f_{n+i}=1$, then simultaneously, the contents of $\mathcal{C}$ are added bitwise to the contents of $\mathcal{R}$. In the negative half of the $i^{\text {th }}$ cycle, if the leftmost bit of $\mathcal{C}$ is 1 , then the contents of $\mathcal{P}$ are added bitwise to the contents of $\mathcal{C}$.

## Remark 2.2.

1. The flexibility mentioned in the introduction arises due to the fact that to divide by another polynomial only requires a change of values in register $\mathcal{P}$ (which stores the coefficients of polynomial $p(x)$ ).
2. Using the above implementation Algorithm $\mathcal{A}$ can be completed in $m-n+1$ clock cycles. This time is an improvement over LFSR circuits which require $m$ clock cycles.
3. To implement Algorithm $\mathcal{A}, 2 n 2$-input EXOR gates and $3 n$-bit registers are required. For LFSR circuits, one $n$ bit register is required and the number of gates required is $\leq n$.

## 3. POLYNOMIAL MULTIPLICATION MODULO A POLYNOMIAL

In this section, we describe how the MOD circuit (Figure 1) can be used to perform $f(x) g(x)$ $(\bmod p(x))$, where $f(x)$ and $g(x)$ are arbitrary polynomials and $p(x)$ is a fixed polynomial of degree $n$.

Let,

$$
\begin{aligned}
& f(x)=f_{m} x^{m}+\cdots+f_{0}, \\
& g(x)=g_{m} x^{m}+\cdots+g_{0} .
\end{aligned}
$$

The algorithm for modulo multiplication is presented as Algorithm B.

## Algorithm $\mathcal{B}$.

We assume a function $\operatorname{modulo}(f(x))$ exists which returns $f(x)(\bmod p(x))$.
begin
$q(x)=\operatorname{modulo}(f(x))$
if $\left(g_{0}=0\right)$ then $r(x)=0$ else $r(x)=q(x)$
for $i=1$ to $m$ do
$q(x)=\operatorname{modulo}(x * q(x))$ if ( $g_{i}=1$ ) then $r(x)=q(x)+r(x)$
od
end


Figure 1. The MOD circuit.

To see that the algorithm works, note that the following holds.

1. $x^{i+1} * h(x) \bmod p(x)=x *\left(x^{i} * h(x) \bmod p(x)\right)(\bmod p(x))$,
2. $f(x) g(x) \bmod p(x)=\left(g_{m} x^{m} * h(x)(\bmod p(x))+\cdots+g_{i} x^{i} * h(x)(\bmod p(x))+\cdots+g_{0} *\right.$ $h(x)(\bmod p(x)))(\bmod p(x))$,
where $h(x)=f(x) \bmod p(x)$.
The MOD circuit can be used to implement Algorithm $\mathcal{B}$ in the following way. In the first phase of operation, we compute $f(x) \bmod p(x)$ as usual. This takes $m-n+1$ clock cycles. In the next clock cycle, $\mathcal{C}$ (leaving out the leftmost cell) is loaded with $\mathcal{R}$ and if $g_{0}=0$, then simultaneously register $\mathcal{R}$ is reset to 0 . Starting from the next clock cycle and continuing for the next $m$ clock cycles, the coefficients $g_{1} \ldots g_{m}$ are input to the circuit (in place of $f_{n+i} \mathrm{~s}$ ). So after $2 m-n+2$ clock cycles, the register $\mathcal{R}$ contains the result.

As in the case of Algorithm $\mathcal{A}$, dividing by another $p(x)$ (of same degree), will only require a change in stored values of $\mathcal{P}$. Also note that for a fixed $p(x)$, both $f(x)$ and $g(x)$ are arbitrary. For LFSR circuits, $p(x)$ along with one of $f(x)$ or $g(x)$ must be fixed. Thus, our implementation provides more flexibility in design.

## 4. APPLICATIONS

### 4.1. Standard Basis Multiplication

In this section, we describe the use of the MOD circuit for finite field multiplication. Arithmetic over finite fields has important applications. See [3-8] for related work in this area. We first describe some finite field terminology all of which can be found in $[1,2]$.

Let $G F\left(2^{n}\right)$ be the field extension of degree $n$ over $G F(2)$. Then it is also a vector space of dimension $n$ over $G F(2)$. Let $p(x)$ be an irreducible polynomial of degree $n$ over $G F(2)$ and let $\alpha$ be one of its roots. Then $1, \alpha, \ldots, \alpha^{n-1}$ forms a basis (called a standard basis) for $G F\left(2^{n}\right)$ over $G F(2)$. Any element $\beta$ of $G F\left(2^{n}\right)$ can be written as $\beta=f(\alpha)$, where $f(x)$ is a polynomial of degree at most $n$ over $G F(2)$. If $\beta, \gamma \in G F\left(2^{n}\right)$, where $\beta=f(\alpha)$ and $\gamma=g(\alpha)$, then $\beta+\gamma=f(\alpha)+g(\alpha)$. So addition over $G F\left(2^{n}\right)$ is simply the polynomial addition of $f(x)$ and $g(x)$, and hence is simple to perform. The multiplication is more complicated and it is the multiplication which can be easily performed by the MOD circuit. Let,

$$
\begin{aligned}
& \beta=f_{0}+f_{1} \alpha+\cdots+f_{n-1} \alpha^{n-1} \\
& \gamma=g_{0}+g_{1} \alpha+\cdots+g_{n-1} \alpha^{n-1}
\end{aligned}
$$

Then $\beta$ and $\gamma$ are, respectively, represented in a unique way by the tuples ( $f_{0}, \ldots, f_{n-1}$ ) and $\left(g_{0}, \ldots, g_{n-1}\right)$, with respect to the standard basis $1, \alpha, \ldots, \alpha^{n-1}$. Then $\beta \gamma=h(\alpha)$, where, $h(x)=f(x) g(x) \bmod p(x)=h_{0}+h_{1} x+\cdots+h_{n-1} x^{n-1}$

Again $\beta \gamma$ is also uniquely represented by the tuple ( $h_{0}, \ldots, h_{n-1}$ ). Note that in the whole operation the role played by $\alpha$ is only that of a placeholder. Hence to obtain the element $\beta \gamma$ all we have to do is to perform the modulo multiplication $f(x) g(x) \bmod p(x)$. This is done by the MOD circuit in the way described in the previous section and takes a total of $n+2$ clock cycles.

## Remark 4.1.

1. For a modulo multiplication circuit to be used as a standard basis multiplier, it is essential for the circuit design to be independent of $f(x)$ and $g(x)$. Hence, LFSR based modulo multiplication circuits cannot be used for standard basis multiplication.
2. In the use of the MOD circuit for standard basis multiplication, the register $\mathcal{P}$ stores the the coefficients of $p(x)$. If one were to choose some other irreducible polynomial, then all that is required is a change in the stored values of register $\mathcal{P}$.

### 4.2. Systematic Cyclic Codes

One of the major application areas for polynomial division circuit is encoding and decoding of error correcting codes $[1,2,9]$. Here, we briefly describe how the above circuits can be used for encoding and decoding of systematic cyclic codes [1]. See [10] for a discussion on Reed-Solomon code and its VLSI implementation.

Let $d(x)$ denote the data polynomial (of degree $n$ ) and $g(x)$ the generator polynomial (of degree $r$ ) for the code space. Then the codeword $u(x)$ is formed as follows:

$$
\begin{align*}
u(x) & =d(x) x^{r}-r(x),  \tag{1}\\
\text { where } r(x) & =d(x) x^{r}, \quad(\bmod g(x)) . \tag{2}
\end{align*}
$$

The operation in (2) can be done using the MOD circuit. The actual method of obtaining $u(x)$ on line is discussed below.

Decoding is done by generating the syndrome for the received codeword and then using it for possible error correction. Let $v(x)$ be the received codeword. Then the syndrome of $v(x)$ is formed as follows.

$$
s(v(x))=v(x), \quad(\bmod g(x))
$$

Again the above operation can be done using the MOD circuit.
For LFSR based designs, the data polynomial is fed to the encoding circuit, high order bit first. Since LFSR based division circuit require input with high order bit first, the data polynomial can be input to the division circuit and transmitted simultaneously. After the remainder has been formed, it is also transmitted with high order bit first. Thus, the polynomial $d(x) x^{r}+r(x)$ can be transmitted high order bit first with no delay.

For the MOD circuit that we have described, input is required low order bit first. Therefore, $d(x)$ is also transmitted low order bit first. After $r(x)$ have been computed it is transmitted low order bit first. At the receiving end $d(x)$ is obtained before $r(x)$. This however does not cause any delay in syndrome generation, since $d(x) x^{r} \bmod g(x)$ is first computed and then $r(x)$ added to the result.

## REFERENCES

1. T.R.N. Rao and E. Fujiwara, Error Control Coding for Computer Systems, Prentice Hall, (1989).
2. W.W. Peterson and E.J. Weldon, Error Correcting Codes, MIT Press, Cambridge, MA, (1972).
3. M.A. Hasan, Division-and-accumulation over $G F\left(2^{m}\right)$, IEEE Transactions on Computers 46 (6), (1997).
4. R. Barua and S. Sengupta, Proceedings of $10^{\text {th }}$ Int. Conf. on VLSI Design, pp. 465-468, IEEE Press, (1994).
5. E.D. Mastrovito, VLSI Architectures for computations in galois fields, Ph.D. Thesis, Dept. of Elec. Eng., Linkoping Univ., Linkoping, Sweden, (1991).
6. C.C. Wang, T.K. Truong, H.M. Shao, L.J. Deutsch, J.K. Omura and I.S. Reed, VLSI architectures for computing multiplications and inverses in $\operatorname{GF}\left(2^{m}\right)$, IEEE Transactions on Computers C-34, 709-717, (1985).
7. B.B. Zhou, A new bit-serial systolic multiplier over $G F\left(2^{m}\right)$, IEEE Transactions on Computers C-37, 749751, (1988).
8. P. Pal Choudhury and R. Barua, Cellular automata based VLSI architectures for computing multiplication and inverses in GF(2 ${ }^{m}$ ), In Proceedings of $7^{\text {th }}$ Int. Conf. on VLSI Design, pp. 279-282, IEEE Press, (1994).
9. E.R. Berlekamp, Algebraic Coding Theory, McGraw-Hill, New York, (1968).
10. Algorithms and Architectures for the Design of a VLSI Reed-Solomon Code, Edited by S.B. Wicker and V.K. Bhargava, IEEE Press, (1994).
