

Available online at www.sciencedirect.com



Energy



Energy Procedia 38 (2013) 137 - 146

SiliconPV: March 25-27, 2013, Hamelin, Germany

Inline bulk-lifetime prediction on as-cut multicrystalline silicon wafers

Tanaya Mankad, Ronald A. Sinton*, James Swirhun, Adrienne Blum

Sinton Instruments, Inc, Boulder, CO 80301, USA

Abstract

Solar cell production using multicrystalline silicon is rife with uncertainties about material quality and its impact on subsequent processing steps. However, inline electrical metrology can provide predictive information about bulk silicon quality before processing resources are applied, allowing later metrology to focus on process control. In this work, we show an industrial algorithm which enables bulk lifetime prediction in as-cut multicrystalline wafers, agnostic of wafer origin, using an inline Quasi-Steady-State Photoconductance (QSSPC) measurement setup from Sinton Instruments. In addition, we demonstrate a robust method to extract emitter saturation current density from post-diffusion wafer measurements. Finally, we extend the use of inline QSSPC with a corrected doping measurement that utilizes the theory of grain-boundary potential barriers to interpret excess conductance.

© 2013 The Authors. Published by Elsevier Ltd. Open access under CC BY-NC-ND license. Selection and/or peer-review under responsibility of the scientific committee of the SiliconPV 2013 conference

Keywords: Multicrystalline wafers; Lifetime; QSSPC

1. Introduction

Minority carrier lifetime underpins every aspect of electrical performance in a silicon solar cell. Lifetime measured after emitter diffusion is most predictive of bulk silicon quality; however, since lifetime measurement at that late stage of a cell process is divorced from the majority of metrology performed on incoming as-cut wafers, we would prefer to implement inline bulk-lifetime prediction for as-cut wafers. This paper will present the results of an industrial experiment with the cell manufacturer Photovoltech, in which we measured over 1300 wafers from three multicrystalline silicon bricks, both as-cut and with a diffused emitter[1]; the analysis methods for each are described below. In addition to assigning each individual wafer a potential cell outcome, we used a comparison between the two

^{*} Corresponding author. E-mail address: ron@sintoninstruments.com.

measurements to separate multicrystalline bricks into three regions, which conform in varying degrees to our inline lifetime-prediction model.

Nomenclature	
W	Sample thickness
τ_{eff}	Effective (measured) lifetime, inclusive of all substrate effects
τ_{bulk}	Minority carrier lifetime in silicon bulk, exclusive of surface or diffusion layer effects
L	Diffusion length
N _A	Dopant density (of acceptors in p-type silicon)
Δn	Excess minority carrier density
ni	Intrinsic carrier density
J_0	Emitter saturation current density

2. Method

2.1. Bulk lifetime on bare wafers

Given a silicon sample with infinite surface recombination velocity (SRV) and uniform steady-state generation, there is a transcendental relationship [2,3] between the effective QSSPC lifetime and the bulk lifetime, derived from the steady-state continuity equation. This relationship can be calculated numerically to yield a one-to-one correspondence between the two lifetimes:

$$\tau_{eff} = \tau_{bulk} \left(1 - \frac{2L}{w} \tanh \frac{w}{2L} \right)$$
(1a)

In [2], this relationship and its sensitive dependence on saw damage layers was established through PC1D simulations, numerically fitting a measured-to-bulk lifetime curve to strategic measurements (before and after saw-damage etch and SiN passivation) of several wafers representative of a brick. We extended this analysis to fit a continuum of as-cut effective lifetimes, using a modified version of Equation 1a to locate the vertical asymptote of the data with a coefficient that absorbs the effects of saw damage and thickness variation.

$$\tau_{eff} = A \cdot \tau_{bulk} \left(1 - \frac{2L}{w} \tanh \frac{w}{2L} \right)$$
(1b)

The coefficient A can be deduced empirically, using only the peak measured as-cut lifetimes. We can then extract an estimated bulk lifetime for the rest of the wafers using Equation 1b. Data from one brick is shown in Fig. 1.

One challenge to this numerical approach is that for thin wafers, a variation in the choice of A by 1% can cause variations near the SRV-dominated limit of 10% or greater. This fact only affects the highquality material from the middle portion of a brick. In wafers from the top half of a brick, where wafer thickness is greater than the diffusion length (and therefore where lifetime has the greatest impact on cell efficiency), varying A introduces very small errors. Knowing this, we can safely choose a value of A in one of several ways:

1. If the block peak lifetime is known, assign the highest bulk lifetime that value. This is the preferred method, since bulk lifetime is easily determined in blocks and ingots [4]. However, this information is not always available.

2. Using a known distribution of effective lifetimes, "pin" the highest values in the distribution to an asymptote defined by $\tau_{bulk,max} = N \times \tau_{eff,max} = \infty$.

3. Using a fixed diffusion length reasonable for the doping type and growth conditions of the block/wafers, calculate a maximum bulk lifetime value (i.e. 200µs for p-type multicrystalline silicon).




Fig. 1. All of the wafers from the second of three blocks (Block B) were measured and analyzed with Equation 1b using different values of the coefficient A and an average sample thickness of 184 μ m. Note the very small variation between the curves below approximately 0.7 μ s, where we expect that the wafer surfaces are not limiting the effective lifetime.

2.2 Bulk lifetime assessed from symmetric diffusion

To extract bulk lifetime after the emitter step, the recombination balance [5] in a sample with a front and back junction is examined:

$$\frac{1}{\tau_{eff}} - \frac{1}{\tau_{Auger}(\Delta n)} = \frac{1}{\tau_{bulk}(\Delta n)} + \frac{J_{0,front} + J_{0,back}}{qwn_i^2} \left(N_A + \Delta n\right)$$
(2)

To obtain a consistent value for emitter saturation current density (J_0) across all wafers, we perform two steps. First, the total measured conductance is adjusted by the low-illumination excess conductance (due to Depletion-Region Modulation (DRM)), and injection-dependent carrier lifetime is recalculated using the adjusted carrier density. Second, J_0 is evaluated using Eq. 2 in a regime in which the effective lifetime has a linear dependence on carrier-density: above the injection-level dependence of bulk lifetime, but below an injection level where recombination in the emitter causes nonuniformity in the carrier density across the wafer. In QSSPC measurements of emitter-diffused wafers, there exists a convention of extracting J_0 at $\Delta n \approx N_A$, so that the right-hand-side of Eq. 2 has clear injection-dependence. Using the data from one brick worth of wafers, we were able to verify this convention by calculating J_0 at several fixed values of Δn up to 10^{16} cm⁻³, the average doping for industrial p-type wafers with typical resistivities between 1 and 2 Ω ·cm. We expect that recombination losses in the emitter junction would not be affected by a wafer's position in a brick, so only small changes in J_0 should be observed from top to bottom in our sample set.




Fig. 2. J_0 evaluated for each wafer in Block A yields an obvious trend from a low evaluation carrier density to a high one. Below 4×10^{15} , an evaluation of emitter recombination is unlikely, as every wafer's bulk lifetime is highly injection-dependent and dominates the QSSPC signal. Above 4×10^{15} , several factors contribute to a systematic underestimation of J_0 .

We judge that the optimum point to evaluate J_0 is at $\Delta n = 4 \times 10^{15}$ cm⁻³, first because it is the lowest injection at which the bulk lifetime dependences from the top and the bottom of the brick are equally excluded. Second, when evaluating J_0 at higher and higher carrier densities, we notice a monotonic decrease in the value of J_0 with increasing evaluation injection level. We attribute this decrease primarily to the nonuniform distribution of carriers from front to back surfaces in a wafer. The rear diffusion is transport-limited, and experiences a lower carrier density than the average value. PC1D modeling indicates a 11% underestimation of J_0 when it is evaluated at 10^{16} cm⁻³, as opposed to only a 6.6% underestimation at 4×10^{15} and 4% at 10^{15} cm⁻³. A second-order effect takes into account the change in intrinsic carrier density caused by bandgap narrowing [6]. From $\Delta n = 1 \times 10^{16}$ cm⁻³ [7], implying that bandgap narrowing alone should account for some drop in J_0 at high carrier densities.

2.3 Comparing physical parameters

With J_0 a constant in Eq. 2, we calculated an injection-level dependent bulk-lifetime curve, and extracted bulk lifetime at the carrier density of choice (10¹⁵ cm⁻³ in our case). We can now overlay (Fig. 3) our bare-wafer estimate of bulk lifetime for every wafer in one multicrystalline block and the measured post-diffusion value of every sixth wafer in that block.

Along the portion of the block where diffusion length is much lower than wafer thickness (approximately wafer 250 onward, or Region III), as-cut estimated bulk lifetime is a very good predictor of true bulk lifetime. At the bottom of the brick (Region I), material quality improves after diffusion, so in some wafers the bulk lifetime will be underestimated. This important region is the hardest to characterize using as-cut lifetime measurements. However, with the addition of wafer position in a brick, even these low as-cut estimated bulk lifetimes are able to establish a cutoff point for wafer quality, as the primary contaminant is getterable iron. Finally, in the highest-lifetime section (Region II), uncertainties in the surface-recombination lifetime limit and saw damage depth allow estimated lifetime to be higher than the post-diffusion bulk lifetime. An alternate view of the data is shown in Fig. 4; both estimated and post-diffusion bulk lifetime were batch-processed in a PC1D simulation of a standard Al-BSF solar cell. The three regions of interest are highlighted.

When the diffusion length of carriers is longer than the width of a wafer, there is no longer much of a cell-voltage improvement as lifetime increases, so errors in the highest bulk lifetimes translate to a very small variation in cell efficiencies.




Fig. 3. Lifetime evolution in multicrystalline Block B, indexed by wafer number. Bulk lifetime estimated by Equation 1b is overlaid with bulk lifetime measured directly after emitter diffusion. The effective as-cut wafer lifetimes for this block ranged from 0.23 μ s to 0.78 μ s.




Fig. 4. Lifetime data from Fig. 3 was used to simulate cell efficiency. Assuming that bulk lifetime measured after diffusion is a good indicator of final cell performance, the simulated efficiency distribution (in blue) should be an accurate model of the cell-test result distribution. In practice, cell test results have a lower mean and higher standard deviation than a simulation, but follow the same trend.

3. Simulated inline production

Having established that as-cut lifetime can be converted to bulk lifetime in a systematic way using constant values of A and W_w , we collected three bricks worth of raw-wafer data and randomized them, to use as an input stream to an inline measurement simulator. The simulator calculated each sample's bulk-lifetime using a moving average wafer thickness and a value of A calculated adaptively, using the highest available bare-wafer effective lifetimes at the current point in the input stream (method 2 as described above). Since every sixth wafer from the three bricks was diffused with an emitter and remeasured, we collected a total of almost 300 points of comparison from Regions I, II, and III. The results of adaptively-estimated bulk lifetime predict the post-diffusion lifetime results extremely well in Region III, the most important group of wafers, with some outliers (as we expect) in Regions I and II. Fig. 5 indicates that actual inline measurements in production could provide more than ample binning data at the incoming wafer stage, simply from a measurement of as-cut lifetime.




Fig. 5. Effective (as-measured) bare-wafer lifetime data is processed through a dynamic inline measurement simulator after randomizing the order of wafers. The coefficient A and the average wafer thickness are adjusted after each wafer input, then plotted against the known post-diffusion bulk lifetime for that wafer. This simulation shows raw results, *without* using the first block to "condition" the adaptive algorithm.

3.1. Comparison to image recognition methods

Because of the adaptive nature of our algorithm, full optimization is achieved after one brick worth of wafers passes through the input stream, so that the highest-lifetime wafers are accounted for at least once. This is in contrast to numerous EL and PL image-processing algorithms recently published [8-12]. To overcome the high surface sensitivity from shallow photogeneration in PL [13], most PL wafer sorting strategies rely on identification of Fe-contamination in edge and corner bricks[8,9] and contrast patterns due to dislocations[8,10]. While the image recognition techniques have shown good correlations with cell results, some of those can be attributed to the inclusion of nearest-neighbor wafers in training sets [11,12]. In general, absolute lifetime, as presented here, and pattern recognition from PL present complementary techniques for bare-wafer sorting.

4. Corrected dopant measurement

The number of QSSPC measurements we performed on multicrystalline wafers gave us unique insight into the behavior of minority carriers at low densities. Previously, the artifact of QSSPC excess conductance at low illumination has been attributed to the Hornbeck-Haynes trapping model, which asserts that minority carriers are stored in "traps" up to the trap density, and that majority carriers that remain for charge neutrality generate "excess" conductance [14]. However, it has recently been established [15,16] that grain boundaries in multicrystalline silicon present barriers to lateral transport of minority carriers that are manifest in eddy-current or four-point-probe measurements of lateral conductance. This potential-barrier model suggests that the "dark" conductance (inverse resistance) measured by an inductively coupled sensor will be lower in multicrystalline silicon than in single-crystal material at the same doping level. The effect is not seen above low injection, and therefore data from illumination levels above a few suns can be used to correct for the grain-boundary effect on baseline resistance.

We reanalyzed every wafer in the ordered set by extrapolating conductance from a "bias" light level down to zero-illumination, and attributing the zero-intercept of conductance-versus-illumination to a corrected majority carrier concentration. Since prediction of efficiency depends on both lifetime and doping [13] an accurate determination of resistivity is required to predict cell results, as well as to evaluate Eq. 2 to determine bulk lifetime and J_0 . The new doping results, when plotted against wafer number (mapped to approximate solidification fraction in a block), are a closer approximation to the Scheil dopant segregation model (Equation 3) than are as-measured data.

$$C_s = \kappa C_0 \left(1 - f_s\right)^{\kappa - 1} \tag{3}$$

where C_S is the concentration at the solidification front, C_0 is the initial dopant concentration in molten silicon, f_s is the fraction of solidified silicon behind the front, and κ is the segregation coefficient of the dopant.




Fig. 6. Dopant density measured by a calibrated dark conductance measurement is shown in dark green; corrected dopant density in light green. Wafers were converted to solidification fraction using an estimate of 2.6 wafers per mm and a block length of 280 mm. A segregation coefficient of 0.8 is used for boron in silicon[17]. Outlying points near x=0.75 are monocrystalline marker wafers that did not belong to the block

Although minority-carrier traps may still exist, we conclude that the resistivity in trappy wafers may systematically be overestimated by measurements made with eddy-current sensors, consistent with previous results. We also observe that lifetime calculated by photoluminescence, which is a doping-adjusted quantity, may also be overestimated when doping is extracted using eddy-current resistivity.

5. Conclusion

Proper electrical analysis of silicon wafers is possible to do at high speeds and inline, whether for incoming as-cut material or wafers diffused with an emitter. There is an obvious benefit to measuring bulk lifetime in wafers at the same time as physical characteristics, but previous measurements of effective lifetime at this stage have not been translated into predictive information. With the addition of bulk lifetime and appropriate binning thresholds, pre-processing metrology becomes a viable way to predictively characterize material quality in a cell line, with very small data-storage overhead. We expect that the technique described in this paper to be of greatest value in lines with wafer tracking implemented.

Acknowledgements

The authors would like to acknowledge Alan Ristow, Nader Akil, and Erwann Piccard, all formerly of *Photovoltech*, for the organization of silicon wafers measured for this experiment.

References

[1] T. Mankad, R. Sinton, A. Ristow, N. Akil, and E. Picard. Inline Bulk Lifetime Prediction Using QSSPC on As-cut Wafers. 21st Workshop on Silicon Solar Cells and Modules, Breckenridge, USA; 2011.

[2] K. Bothe, R. Krain, R. Brendel, R. Falster, and R. Sinton. Determining the Bulk Lifetime of Unpassivated Multicrystalling Silicon Wafers. *Proceedings of the 25th European Photovoltaic Solar Energy Conference*, Valencia, Spain; 2010; 1828-1833.

[3] R.A. Sinton, H. Tathgar, S. Bowden, and A. Cuevas. On the problem of determining the bulk lifetime of unpassivated silicon wafers. *Proceedings of the 14th NREL Workshop on Crystalline Silicon Solar Cell Materials and Processes*, Vail, USA; 2004, 192-195.

[4] J.S. Swirhun, R.A. Sinton, M.K. Forsyth, and T. Mankad. Contactless measurement of minority carrier lifetime in silicon ingots and bricks. *Prog Photovoltaics Res Appl* 2011; DOI: 10.1002/pip.1029.

[5] A. Cuevas. The effect of emitter recombination on the effective lifetime of silicon wafers. *Solar Energy Materials and Solar Cells* 1999; **57**: 277-290.

[6] P. Altermatt, A. Schenk, F. Geelhaar, and G. Heiser. *Reassessment of the intrinsic carrier density in crystalline silicon in view of band-gap narrowing*. Journal of Applied Physics 2003; **93**: 1598-1604.

[7] S. Herasimenka. Unpublished data.

[8] J. Haunschild, M. Glatthaar, M. Demant, J. Nievendick, M. Motzko, S. Rein, and E.R. Weber. Quality control of as-cut multicrystalline silicon wafers using photoluminescence imaging of solar cell production. *Solar Energy Materials and Solar Cells* 2010; DOI: 10.1016/j.solmat.2010.06.003.

[9] B. Birkmann, A. Hüsler, and A. Seidl. Analysis of Multicrystalline Wafers Originating from Corner and Edge Bricks and Forecast of Cell Properties. *Proceedings of the 26th EUPVSEC*, Hamburg, Germany; 2011; 937-940.

[10] T. Trupke, J. Nyhus, and J. Haunschild. Luminescence imaging for inline characterisation in silicon photovoltaics. *Physica Status Solidi-Rapid Research Letters* 2011; DOI:10.1002/pssr. 201084028.

[11] B. True, A. Stavrides, and I. Latchford. Image Processing Techniques for Correlation of Photoluminescence Images of Ascut Wafers with Final Cell IV Parameters. *Proceedings of the 26th EUPVSEC*, Hamburg, Germany; 2011.

[12] M. Demant, M. Glatthaar, H. J. Haunschild, and S. Rein. Analysis of Luminscence Images Applying Pattern Recognition Techniques. *Proceedings of the 25th European Photovoltaic Solar Energy Conference*, Valencia, Spain; 2010; 1078-1082.

[13] Sinton, R. A., Haunschild, J., Demant, M. and Rein, S. (2012), Comparing lifetime and photoluminescence imaging pattern recognition methodologies for predicting solar cell results based on as-cut wafer properties. Prog. Photovolt: Res. Appl.. doi: 10.1002/pip.2232

[14] D. Macdonald, and A. Cuevas, Trapping of minority carriers in multicrystalline silicon. Applied Physics Letters, vol. 74, no. 12, pp. 1710-1712, Mar 1999.

[15] M. Spitz, S. Rein, Impact of Potential Barriers at Grain Boundaries of Multi Crystalline Silicon Wafers on Inductively Coupled Resistivity Measurements. Proceedings of the 26th EUPVSEC. Hamburg: WIP, 2011. 338 - 343.

[16] R. Sinton, J. Swirhun, M. Forsyth, T. Mankad. The effects of Sub-Bandgap Light on QSSPC Measurement of Lifetime and Trap Density: What is the Cause of Trapping?. Proceedings of the 25th EUPVSEC. Valencia: WIP, 2010. 1073.

[17] E.A. Good, R. Kopecek, J. Arumughan, Characterizing Device Efficiency Potential from Industrial Multi-Crystalline Cell Structures Composed of Solar Grade Silicon. Proceedings of the 23rd EUPVSEC. Valencia: WIP, 2008. 1218-1224.