Very Low Noise RF nMOSFETs on Plastic by Substrate Thinning and Wafer Transfer

H. L. Kao, B. F. Hung, Albert Chin, Senior Member, IEEE, J. M. Lai, C. F. Lee, S. P. McAlister, Senior Member, IEEE, and C. C. Chi

Abstract—A very low minimum noise figure $(NF_{\rm min})$ of 1.2 dB and a high associated gain of 12.8 dB at 10 GHz were measured for six-finger, 0.18- μ m radio frequency (RF) metal-oxide semiconductor field-effect transistors mounted on insulating plastic following substrate-thinning ($\sim 30 \ \mu$ m) and wafer transfer. Before this process, the devices had a slightly better RF performance of 1.1-dB $NF_{\rm min}$ and a 13.7-dB associated gain. The small RF performance degradation of the active transistors transferred to plastic shows the potential of integrating electronics onto plastic.

Index Terms—Associated gain, metal-oxide semiconductor fieldeffect transistor (MOSFET), minimum noise figure, plastic, radio frequency (RF).

I. INTRODUCTION

DIFFICULT challenge for Si-based radio frequency (RF) A integrated circuits (ICs) is the poor Q-factor of the passive devices [1]–[10] arising from the low resistivity (10 Ω -cm) very large scale integration (VLSI)-standard Si substrates. This also degrades the RF gain and noise performance of the whole integrated circuit (IC). The performance of the RF passive devices can be improved by integration on high-resistivity Si substrates [1], using a micro-electromechanical system (MEMS) approach [2]–[4] or the ion-implant-translated semi-insulating Si technology [5]–[10]. However, the improved RF performance is traded off by the increased cost of added mask and process steps or package costs. Because plastic substrates are highly insulating, high-performance RF passive devices can be fabricated on them. For integration, the challenge is to avoid reducing the performance of the active devices on the plastic. This is vital for circuits integrated onto plastic [11], [12]. In this letter, we describe the performance of $0.18 - \mu m$ RF metal-oxide semiconductor field-effect transistors (MOSFETs) mounted on plastic. After thinning down the Si substrate to 30 μ m and bonding onto

Manuscript received April 21, 2005; revised August 2, 2005. This work was supported in part by the National Science Council of Taiwan, R.O.C., under Grant NSC 93-2215-E-009-001. The review of this letter was arranged by Associate Editor F. Ellinger.

H. L. Kao, B. F. Hung, J. M. Lai, and C. F. Lee are with the Department of Electronic Engineering, Nano Science Technology Center, National Chiao-Tung University, Hsinchu 30050, Taiwan, R.O.C.

A. Chin is with the Silicon Nano Devices Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260, on leave from the Department of Electronics Engineering, Nano Science Technology Center, National Chiao-Tung University, Hsinchu 30050, Taiwan, R.O.C. (e-mail: albert_achin@hotmail.com).

S. P. McAlister is with the Institute for Microstructural Sciences, National Research Council of Canada, Ottawa, ON K1A 0R6, Canada.

C. C. Chi is with the Department of Physics, National Tsing Hua University, Hsinchu 300, Taiwan, R.O.C.

Digital Object Identifier 10.1109/LMWC.2005.858999



Fig. 1. Fabricated die on a transparent plastic substrate, with the surface of a wooden table as background.

a plastic substrate the devices showed a low minimum noise figure (NF_{\min}) of 1.2 dB and a high associated gain of 12.8 dB at 10 GHz.

This excellent RF performance is comparable with that of the original devices on the VLSI-standard Si substrates, which showed only 0.1-dB lower NF_{min} and a 0.9-dB higher associated gain. Such low noise and high gain RF MOSFETs at 10 GHz are important for future RF ICs on plastic, where it is economically advantageous to integrate large antennae pick-up coils on the cheap plastic substrates.

II. EXPERIMENTAL PROCEDURE

In this study, we used 180- μ m-thick polyethylene substrates, which had a resistivity of $10^8 - 10^9 \Omega$ -cm. We designed the 0.18- μ m MOSFETs with multiple fingers (six, 16, and 32 gate fingers) and a novel microstip line layout [13], which were then fabricated on 8-in wafers at an IC foundry [13]-[16]. The reduction of the gate resistance with increasing number of parallel fingers comes at the cost of increased dc power consumption. To achieve integration onto plastic, we first used inductively coupled plasma (ICP) dry etching followed by wet chemical etching to thin down the substrate of the die from 300 μ m to 30 μ m, although the full wafer thinning is also possible. For the dc, RF and noise testing the thinned-down devices were mounted onto the plastic using glue. A fabricated die with different nMOSFETs is shown in Fig. 1. It is transparent, showing the surface of a wooden table as background. The transparency is useful for integration with displays. The RF performances were measured using standard coplanar Cascade



Fig. 2. Measured dc characteristics I_d-V_g and g_m-V_g curves for six and 32 gate-finger 0.18- μ m RF MOSFETs on a VLSI-standard Si substrate and on plastic.

probes, an HP8510C network analyzer, and an ATN-NP5B noise parameter measurement system [13]–[16].

III. RESULTS AND DISCUSSION

The dc characteristics of six- and 32-gate-finger 0.18- μ m RF MOSFETs on a VLSI-standard Si substrate, and on plastic (following Si substrate thinning) are shown in Fig. 2. The I_d - V_g and g_m - V_g characteristics for both small and large gate-finger transistors on plastic are comparable with those on VLSI-standard substrates, suggesting that the Si substrate thinning and bonding on plastic did not cause any significant damage to the 0.18- μ m RF MOSFETs.

Fig. 3(a) and (b) compare the measured S-parameters of sixand 32-gate-finger 0.18-µm RF MOSFETs on the VLSI-standard substrate and on plastic. In contrast with the negligible changes in the dc characteristics, we found small degradations of S_{21} , the reverse coupling S_{12} and the input S_{11} and output S_{22} . These degradations increase with increasing number of gate fingers. Note that the degradation is not due to the thermal resistance, which is confirmed by the comparable dc I_d - V_a and g_m-V_q characteristics shown in Fig. 2. The 32-gate-finger device consumes only 22-mA current during S-parameter measurements, and therefore the thermal resistance effect is less significant at such a small dc power level. The degradation may be due to the larger area and greater damage during the ICP plasma thinning process. Similar degradation by plasma charging effect was also observed previously [18]. The data suggest that the RF characteristics are more sensitive than the dc characteristics to the substrate properties and their control is vital to achieve fully integrated RF ICs on plastic. Thinning Si substrates to $< 20 \,\mu m$ causes severe degradation of the device characteristics. However, the advantage of ICP etching is the good thickness control and reproducibility. Thus, low damage etching is the key factor for the transfer technologies.

It is important to note that although transferring a thin semiconductor layer onto another substrate has been done by Si-oninsulator (SOI), Ge-on-insulator (GOI) [19], III–V compound epitaxial liftoff (ELO) [20], [21] methods etc., this work is the



Fig. 3. S-parameters of six-finger and 32-finger 0.18- μ m RF MOSFETs on a VLSI-standard Si substrate and on plastic. The devices were dc biased at $V_g = 1.2$ V and $V_d = 1.8$ V.

first report of transferring very thin (30 μ m) Si RF devices onto plastic. The merits of RF Si-on-plastic are the excellent mechanical strength, good flexibility, acceptable RF performance ($f_t =$ 47 GHz and $NF_{min} = 1.1$ dB at 10 GHz), and low cost that are not achievable by other technologies.

Fig. 4(a) and (b) show the measured NF_{\min} , Rn and associated gain for six- and 32-gate-finger 0.18-µm MOSFETs, respectively, on VLSI-standard Si substrates and on plastic with $30-\mu m$ Si. At 10 GHz, the six- and 32-finger RF MOSFETs on plastic show an NFmin of 1.2 and 1.3 dB, respectively, which is slightly higher than the 1.1 dB and 1.12 dB of those on standard substrates. The associated gain of 12.9 dB and 11.3 dB at 10 GHz for the six- and 32-finger RF MOSFETs on plastic, respectively, are also slightly degraded from the standard devices, which have gains of 13.8 dB and 12.8 dB. The noise resistance is also slightly degraded and is consistent with NF_{\min} and associated gain. Although NF_{\min} is degraded by 0.1–0.2 dB and the associated gain by 1–2 dB, the results are comparable with the best published values [13]-[17]. Thus the 0.18- μ m transistors on plastic should be suitable for ultra-wide-band (3.1-10.6 GHz) applications.

Fig. 4. Measured NF_{min} and associated gain of six-finger and 32-finger 0.18- μ m RF MOSFETs on a VLSI-standard Si substrate and on plastic.

IV. CONCLUSION

We have successfully transferred 0.18- μ m MOSFETs (30- μ m Si-body) onto plastic substrates. These devices showed excellent low noise performance (1.2 dB at 10 GHz), high associated gain (12.8 dB) and a small dc power consumption of 9 mA at 1.8 V. Such high performance RF transistors are vital to achieve ICs on plastic for wireless communication applications.

ACKNOWLEDGMENT

The authors would like to thank G. W. Huang, National Nano-Device Laboratory, for his help with the RF measurements.

REFERENCES

- T. Ohguro, K. Kojima, H. S. Momose, S. Nitta, T. Fukuda, T. Enda, and Y. Toyoshima, "Improvement of high resistivity substrate for future mixed analog-digital application," in *Symp. VLSI Tech. Dig.*, 2002, pp. 158–159.
- [2] P. Blondy, A. R. Brown, D. Cros, and G. M. Rebeiz, "Low loss micromachined elliptic filters for millimeter wave telecommunication systems," in *IEEE MTT-S Int. Dig.*, 1998, pp. 1181–1184.

- [3] S. Pacheco, C. T.-C. Nguyen, and L. P. B. Katehi, "Micromechanical electrostatic K-band switches," in *IEEE MTT-S Int. Dig.*, 1998, pp. 1569–1572.
- [4] J. B. Yoon, B. K. Kim, C. H. Han, E. Yoon, and C. K. Kim, "Surface micromachined solenoid on-Si and on-glass inductors for RF applications," *IEEE Electron Device Lett.*, vol. 20, no. 9, pp. 487–489, Sep. 1999.
- [5] D. S. Yu, K. T. Chan, A. Chin, S. P. McAlister, C. Zhu, M. F. Li, and D.-L. Kwong, "Narrow-band band-pass filters on silicon substrates at 30 GHz," in *IEEE MTT-S Int. Dig.*, 2004, pp. 1467–1470.
- [6] A. Chin, K. T. Chan, H. C. Huang, C. Chen, V. Liang, J. K. Chen, S. C. Chien, S. W. Sun, D. S. Duh, W. J. Lin, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, "RF passive devices on Si with excellent performance close to ideal devices designed by electro-magnetic simulation," in *Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 2003, pp. 375–378.
- [7] K. T. Chan, A. Chin, S. P. McAlister, C. Y. Chang, V. Liang, J. K. Chen, S. C. Chien, D. S. Duh, and W. J. Lin, "Low RF loss and noise of transmission lines on Si substrates using an improved ion implantation process," in *IEEE MTT-S Int. Dig.*, vol. 2, 2003, pp. 963–966.
- [8] K. T. Chan, A. Chin, Y. B. Chen, Y.-D. Lin, D. T. S. Duh, and W. J. Lin, "Integrated antennas on Si, proton-implanted Si and Si-on-quartz," in *Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 2001, pp. 903–906.
- [9] K. T. Chan, A. Chin, C. M. Kwei, D. T. Shien, and W. J. Lin, "Transmission line noise from standard and proton-implanted Si," in *IEEE MTT-S Int. Dig.*, vol. 2, 2001, pp. 763–766.
- [10] Y. H. Wu, A. Chin, K. H. Shih, C. C. Wu, S. C. Pai, C. C. Chi, and C. P. Liao, "RF loss and cross talk on extremely high resistivity (10 K-1 mΩ-cm) Si fabricated by ion implantation," in *IEEE MTT-S Int. Dig.*, vol. 1, 2000, pp. 221–224.
- [11] R. Dekker, K. Dessein, J.-H. Fock, A. Gakis, C. Jonville, O. M. Kuijken, T. M. Michielsen, P. Mijlemans, H. Pohlmann, W. Schnitt, C. E. Timmering, and A. M. H. Tombeur, "Substrate transfer: Enabling technology for RF applications," in *IEDM Tech. Dig.*, 2003, pp. 371–374.
- [12] T. Takayama, Y. Ohno, Y. Goto, A. Machida, M. Fujita, J. Maruyama, K. Kato, J. Koyama, and S. Yamazaki, "A CPU on a plastic film substrate," in *Proc. Symp. VLSI Technology*, 2004, pp. 230–231.
- [13] H. L. Kao, A. Chin, J. M. Lai, C. F. Lee, K. C. Chiang, and S. P. McAlister, "Modeling RF MOSFETs after electrical stress using low-noise microstrip line layout," in *Proc. IEEE RFIC Symp.*, Jun. 2005, pp. 157–160.
- [14] M. C. King, Z. M. Lai, C. H. Huang, C. F. Lee, M. W. Ma, C. M. Huang, Y. Chang, and A. Chin, "Modeling finger number dependence on RF noise to 10 GHz in 0.13 μm node MOSFETs with 80 nm gate length," in *IEEE RF IC Symp. Dig.*, 2004, pp. 171–174.
 [15] M. C. King, M. T. Yang, C. W. Kuo, Y. Chang, and A. Chin, "RF noise
- [15] M. C. King, M. T. Yang, C. W. Kuo, Y. Chang, and A. Chin, "RF noise scaling trend of MOSFETs from 0.5 μm to 0.13 μm technology nodes," in *IEEE MTT-S Int. Dig.*, 2004, pp. 6–11.
- [16] C. H. Huang, K. T. Chan, C. Y. Chen, A. Chin, G. W. Huang, C. Tseng, V. Liang, J. K. Chen, and S. C. Chien, "The minimum noise figure and mechanism as scaling RF MOSFETs from 0.18 to 0.13 μm technology nodes," in *Proc. IEEE RFIC Symp.*, 2003, pp. 373–376.
- [17] K. Kuhn, R. Basco, D. Becher, M. Hattendorf, P. Packan, I. Post, P. Vandervoorn, and I. Young, "A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications," in *Symp. VLSI Tech. Dig.*, 2004, pp. 224–225.
- [18] Z. Wang, J. Ackaert, C. Salm, F. G. Kuper, M. Tack, E. D. Backer, P. Coppens, L. D. Schepper, and B. Vlachakis, "Plasma-charging damage of floating MIM capacitors," *IEEE Trans. Electron Devices*, vol. 51, no. 6, pp. 1017–1024, Jun. 2004.
- [19] D. S. Yu, A. Chin, C. C. Laio, C. F. Lee, C. F. Cheng, W. J. Chen, C. Zhu, M.-F. Li, S. P. McAlister, and D. L. Kwong, "3D GOI CMOSFETs with novel IrO₂(Hf) dual gates and high-κ dielectric on 1P6M-0.18 μm-CMOS," in *IEDM Tech. Dig.*, Dec. 2004, pp. 181–184.
- [20] R. Basco, A. Prabhu, S. Yngvesson, and K. M. Lau, "Monolithic integration of a 94 GHz AlGaAs/GaAs 2-DEG mixer on quartz substrate by epitaxial lift-off," *IEEE Trans. Electron Devices*, vol. 44, no. 1, pp. 11–16, Jan. 1997.
- [21] I. Pollentier, C. Brys, P. Demeester, P. Van Daele, and L. Martens, "Transplantation of epitaxially lifted-off MESFETs fabricated by a commercial foundry: Operation and reliability," *Electron. Lett.*, vol. 29, pp. 291–293, Feb. 1993.