

## Indiana University – Purdue University Fort Wayne Opus: Research & Creativity at IPFW

---

Computer and Electrical Engineering Technology &  
Information Systems and Technology Senior Design  
Projects

School of Engineering, Technology and Computer  
Science Design Projects

---

6-21-1990

# Computer Interfaced TTL Logic Chip Tester

Richard Aeschliman

*Indiana University - Purdue University Fort Wayne*

Follow this and additional works at: [http://opus.ipfw.edu/etcs\\_seniorproj](http://opus.ipfw.edu/etcs_seniorproj)



Part of the [Computer Sciences Commons](#), and the [Engineering Commons](#)

---

### Opus Citation

Richard Aeschliman (1990). Computer Interfaced TTL Logic Chip Tester.  
[http://opus.ipfw.edu/etcs\\_seniorproj/144](http://opus.ipfw.edu/etcs_seniorproj/144)

This Senior Design Project is brought to you for free and open access by the School of Engineering, Technology and Computer Science Design Projects at Opus: Research & Creativity at IPFW. It has been accepted for inclusion in Computer and Electrical Engineering Technology & Information Systems and Technology Senior Design Projects by an authorized administrator of Opus: Research & Creativity at IPFW. For more information, please contact [admin@lib.ipfw.edu](mailto:admin@lib.ipfw.edu).

COMPUTER INTERFACED

TTL LOGIC CHIP TESTER

SENIOR DESIGN PHASE 2

FINAL REPORT

Submitted BY: RICHARD AESCHLIMAN

June 21, 1990

## TABLE OF CONTENTS

	page
1.0 Introduction . . . . .	1
1.1 Statement of Problem . . . . .	1-2
1.2 Plan of Procedure . . . . .	2
2.0 Hardware . . . . .	3
2.1 Statement of Problem . . . . .	4
2.2 System Hardware Criteria . . . . .	4
2.3 System Hardware Overview. . . . .	4
2.3.1 Interface Card Addressing . . . . .	5
2.3.2 Card Addressing Schematics . . . . .	6
2.3.3 8255 PPI System . . . . .	7
2.3.4 8255 PPI System Schematics . . . . .	8
2.3.5 Test Socket and Fixture . . . . .	9
2.3.6 Test Prototypes . . . . .	10
3.0 Software . . . . .	14
3.1 Software Criteria . . . . .	14
3.2 Program Operation . . . . .	14
3.2.1 Program Start-Up . . . . .	15
3.2.2 Main Menu . . . . .	16
3.2.3 <F5> Enter Chip Pin-Out/Truth-Table . . . . .	17-25
3.2.4 <F9> Displayed Instructions . . . . .	26
3.2.5 <F4> Display Chip Pin-Out/Truth-Table . . . . .	26
3.2.6 <F6> PrintChip Pin-Out/Truth-Table . . . . .	26
3.2.7 <F3> Change/Edit Chip . . . . .	27
3.2.8 <F8> Supervisor Mode . . . . .	27
3.2.9 <F2> Chip Family Menu . . . . .	27
3.2.10 <F1> Chip'Quick' Search . . . . .	28-29
3.2.11 <F7> Test 'Selected' Chip . . . . .	30-33
4.0 Conclusion . . . . .	34
5.0 References. . . . .	35
6.0 Appendix . . . . .	36-

**TABLE OF CONTENTS CONTINUES.**

**APPENDICES**

- Appendix A: System Requirements
- Appendix B: Mouse and Line Editing Controls
- Appendix C: Hardware Data Information
- Appendix D: Program Listing