University of Derby

A Data Dependency Recovery System for a Heterogeneous Multicore Processor

Haresh Singh Kainth

Doctor of Philosophy 2014
Contents

1 Introduction .................................................. 1
   1.1 Background ........................................... 1
   1.2 Hardware and Conventional CMP versus the Cell ........... 6
   1.3 Aims and Objectives of this Research .................... 9
   1.4 Contributions ......................................... 9
   1.5 Overview and Structure of this Thesis .................. 12

2 The Research Methodology .................................. 13
   2.1 Approach Taken for this Research ....................... 14
       2.1.1 Quantitative and or Qualitative .................. 15
       2.1.2 Applications Used for the Research ............... 16
       2.1.3 Measurements ...................................... 16
       2.1.4 Value of Research .................................. 17
       2.1.5 Equipment .......................................... 19
       2.1.6 Limitations .......................................... 19
   2.2 Summary ................................................ 20

3 Thread-Level Speculation Theory and Application .......... 21
   3.1 Execution Model ....................................... 22
   3.2 Dependencies and Data Hazards ......................... 25
   3.3 Writeback Invalidation-Based Cache Coherence .......... 27
   3.4 Thread-Level Speculation Schemes ..................... 29
       3.4.1 Loop-Based Speculative Execution ................ 33
       3.4.2 Thread Spawning Policies .......................... 34
       3.4.3 Manual Parallelisation ............................. 35
       3.4.4 Hardware Support for Thread-Level Speculation .. 36
       3.4.5 Compiler Support for Thread-Level Speculation .. 41
       3.4.6 Speculation Types and Predication Techniques .. 46
3.5 Summary ............................................................................. 48

4 Computer Architecture and the IBM Cell Broadband Engine 51
4.1 Instruction-Level, Data-Level and Thread-Level Parallelism . 53
4.2 Automating and Manual Parallelism ............................... 55
4.3 Microprocessor Architecture ............................................. 57
4.3.1 Amdahl’s Law ........................................................... 60
4.4 Synchronisation ............................................................... 62
4.5 IBM Cell Broadband Engine ............................................. 64
4.5.1 PowerPC Processor Element ................................. 68
4.5.2 Synergistic Processor Element ............................... 70
4.5.3 Local Storage .......................................................... 78
4.5.4 Element Interconnect Bus ........................................ 80
4.5.5 Memory Flow Controller .......................................... 81
4.5.6 Direct Memory Access ............................................ 82
4.5.7 Signal and Mailboxes ................................................ 84
4.5.8 Software Cache and Memory ................................... 84
4.6 Summary ........................................................................... 86

5 Introducing the Lyuba-API Framework 88
5.1 Lyuba Framework ........................................................... 88
5.2 L-API PPE Kernel ......................................................... 90
5.2.1 Threads on the PPE .................................................. 91
5.2.2 Element State Containment .................................... 93
5.2.3 Hardware Interfaces for Communication and Synchronisation .......................................................... 94
5.2.4 Callback Functions ................................................... 96
5.2.5 Calculating Data Load and Store .............................. 96
5.3 L-API SPE Kernel .......................................................... 99
5.3.1 L-API Load and Store Constructs ............................ 101
5.3.2 Mapping Array Segments ...................................... 105
5.4 Violation Detection and Resolution ............................... 106
5.5 Worked Example ........................................................... 108
5.5.1 Main.c on the PPE .................................................... 111
5.5.2 fft.h on the SPE ...................................................... 112
5.5.3 L-API use of Low-Level Cell API Calls .................... 114
5.6 Summary .......................................................................... 119
6 Results and Analysis 121
  6.1 Results .............................................. 124
    6.1.1 Loop Coverage Analysis ....................... 129
    6.1.2 Sparse Matrix Multiply Application ............... 129
    6.1.3 Jacobi Successive Over-Relaxation Application ....... 134
    6.1.4 Dense LU Matrix Factorisation Application .......... 142
    6.1.5 Array 2D Copy Application ...................... 144
    6.1.6 Fast Fourier Transform Application ................. 149
  6.2 Comparative Analysis .................................. 158
  6.3 Summary .................................................. 160

7 Conclusion 162
  7.1 Findings ................................................. 163
  7.2 Contributions ............................................. 164
    7.2.1 The Heterogeneous Approach ....................... 165
    7.2.2 A Unified Support ................................... 166
    7.2.3 A Comprehensive Evaluation of the L-API Framework ...... 167
  7.3 Hindrances to the L-API Framework ....................... 168
  7.4 Future Work .............................................. 171

References 173

Appendices 193

A Emphasis on common function calls with description 194

B L-API PPE Code 197
  B.1 common.hpp ............................................. 197
  B.2 kernel_element_manager.hpp ....................... 210
  B.3 kernel_measurement_reading.hpp ................... 221
  B.4 kernel_system_headers.hpp ......................... 225
  B.5 kernel.hpp .............................................. 226
  B.6 main.cpp ................................................. 285
  B.7 random.cpp .............................................. 292

C L-API SPE Code 298
  C.1 main.c ............................................... 298
  C.2 kernel.h ............................................... 299
  C.3 array.h ............................................... 361
C.4 fft.h .............................................. 362
C.5 lu.h .................................................. 367
C.6 sor.h .................................................. 371
C.7 sparse.h ............................................. 372

D Additional Processor Results ........................................ 375
E Single SPE Processor Results without L-API ....................... 394
List of Figures

1.1 Simple thread-level speculation - (A) Sequential program (B) Sequential flow is decomposed into two epochs. 4

3.1 Classical TLS execution model. (A) illustrates epoches executing with no violation. (B) illustrates multiple epoches with a violation occurring on epoch (E2), this results in violation recovery. 22

3.2 Epoch relationship model. 23

3.3 Committing results back to main memory. (A) illustrates the controller threads (CT) and their unique identifier (commit-back priority). (B) illustrates two important components; the controller queue and main memory. The queue shows the CTs and their current ordering. Before CT-3 commits back to main memory, the logically earlier CTs must commit their results back to main memory, whilst respecting the original sequential program semantics. 24

4.1 Cell Broadband Engine block diagram [IBM, 2007a,IBM, 1994]. Note: The EIB consists of four 16-byte-wide data rings: two running clockwise. Each ring potentially allows up to three concurrent data transfers, provided their paths do not overlap [Scarpino, 2008] 67

4.2 PowerPC Processor Element Block Diagram. (A) illustrates a simple overview of an PPE. (B) shows the memory subsystems on the PPE. 69

4.3 Synergistic Processing Element. (A) illustrates a simple overview of an SPE. (B) shows the odd and even pipeline on the SPE. 72

4.4 Internal organisation of an SPE 76
5.1 PPE and SPE kernel overview. (A) shows the L-API kernel components on the PPE. (B) shows the L-API kernel components on the SPE.

5.2 Parallelising For loop across all SPEs.

5.3 Inner loop synchronisation.

5.4 SPE LS memory segmentation.

5.5 Global shared array across multiple SPEs.

5.6 Flowchart showing the different states for the violation analyser function.

6.1 Sparse matrix multiply application SPE execution time using a small dataset. Mean results after ten runs.

6.2 L-API PPE kernel functions for sparse matrix multiply application SPE execution time using a small dataset. Mean results after ten runs.

6.3 Sparse matrix multiply application SPE execution time using a large dataset. Mean results after ten runs.

6.4 L-API PPE kernel functions for sparse matrix multiply application SPE execution time using a large dataset. Mean results after ten runs.

6.5 Jacobi successive over-relaxation SPE execution time using a small dataset.

6.6 L-API PPE kernel functions for Jacobi Successive Over-Relaxation Application SPE Execution Time Using a Small Dataset. Mean results after ten runs.

6.7 Jacobi successive over-relaxation SPE execution time using a large dataset.

6.8 L-API PPE kernel functions for Jacobi successive over-relaxation application SPE execution time using a large dataset. Mean results after ten runs.

6.9 Dense LU matrix factorisation SPE execution time using a small dataset.

6.10 L-API PPE kernel functions for dense LU matrix factorisation application SPE execution time using a small dataset. Mean results after ten runs.

6.11 Dense LU matrix factorisation SPE execution time using a large dataset.
6.12 L-API PPE kernel functions for dense LU matrix factorisation Application SPE execution time using a small dataset. Mean results after ten runs. .................................................... 144
6.13 Array 2D copy SPE execution time using a small dataset. ... 146
6.14 L-API PPE kernel functions for array 2D copy application SPE execution time using a small dataset. Mean results after ten runs. .................................................... 147
6.15 Array 2D copy SPE execution time using a medium dataset. . 147
6.16 L-API PPE kernel functions for array 2D Copy application SPE execution time using a medium dataset. Mean results after ten runs. .................................................... 148
6.17 Array 2D copy SPE execution time using a large dataset. .... 148
6.18 L-API PPE kernel functions for array 2D copy application SPE execution time using a large dataset. Mean results after ten runs. .................................................... 149
6.19 FFT application SPE execution time using a small dataset. .. 155
6.20 L-API PPE kernel functions for FFT application SPE execution time using a small dataset. Mean results after ten runs. . 156
6.21 FFT application SPE execution time using a large dataset. ... 156
6.22 L-API PPE kernel functions for FFT application SPE Execution time using a large dataset. Mean results after ten runs. . 157

D.1 CPI results for SPR_SM application with L-API transformations.376
D.2 CPI results for SPR_LG application with L-API transformations.376
D.3 CPI results for SOR_SM application with L-API transformations.376
D.4 CPI results for SOR_LG application with L-API transformations.377
D.5 CPI results for LUCPYMX_SM application with L-API transformations. .................................................... 377
D.6 CPI results for LUCPYMX_LG application with L-API transformations. .................................................... 377
D.7 CPI results for ARR_SM application with L-API transformations.378
D.8 CPI results for ARR_MM application with L-API transformations 378
D.9 CPI results for ARR_LG application with L-API transformations.378
D.10 CPI results for FFT_SM application with L-API transformations.379
D.11 CPI results for FFT_LG application with L-API transformations.379
D.12 SPR_SM Instructions Usage Percentage per SPE pipeline unit. . 381
D.13 SPR_LG Instructions Usage Percentage per SPE pipeline unit. . 382
D.14 SOR_SM Instructions Usage Percentage per SPE pipeline unit. . 383
D.15 SOR_LG Instructions Usage Percentage per SPE pipeline unit.
D.16 LUCPYMX_SM Instructions Usage Percentage per SPE pipeline unit.
D.17 LUCPYMX_SM Instructions Usage Percentage per SPE pipeline unit.
D.18 FFT_SM Instructions Usage Percentage per SPE pipeline unit.
D.19 FFT_LG Instructions Usage Percentage per SPE pipeline unit.
D.20 ARR_SM Instructions Usage Percentage per SPE pipeline unit.
D.21 ARR_MM Instructions Usage Percentage per SPE pipeline unit.
D.22 ARR_LG Instructions Usage Percentage per SPE pipeline unit.
E.1 Single SPE Results for all applications without L-API transformations.
# List of Tables

2.1 Hardware environment. ........................................... 18  
2.2 Software environment. ................................. 19  
3.1 Hazards. ............................................................... 25  
3.2 Common Dependencies. ......................................... 26  
4.1 Cell processor architecture overview. ...................... 63  
4.2 PowerPC Standard Version 2.02. .......................... 68  
4.3 SPU even and odd functional units. ......................... 73  
4.4 MFC component description. .............................. 74  
5.1 SPE main interface constructs prototypes. ............... 98  
5.2 Violation detection state labels. .......................... 107  
6.1 Benchmark description. ........................................ 123  
6.2 Loop execution coverage (function names). ............. 127  
6.3 Loop execution coverage (average). ....................... 128  
6.4 Completion state matrix for SciMark application without L-API transformations. Application with a Yes status for completion represents a successful execution. Partial status represents the incorrect result generated from execution. Failed status represents a complete failure of the application, execution failure. ......................................................... 158  
6.5 L-API performance improvement matrix. .................. 159  
A.1 Violation, recovery, load and store function prototypes. 195  
A.2 Request analyser callback function state Labels. ........ 196
Abstract

Multicore processors often increase the performance of applications. However, with their deeper pipelining, they have proven increasingly difficult to improve. In an attempt to deliver enhanced performance at lower power requirements, semiconductor microprocessor manufacturers have progressively utilised chip-multicore processors.

Existing research has utilised a very common technique known as thread-level speculation. This technique attempts to compute results before the actual result is known. However, thread-level speculation impacts operation latency, circuit timing, confounds data cache behaviour and code generation in the compiler.

We describe an software framework codenamed Lyuba that handles low-level data hazards and automatically recovers the application from data hazards without programmer and speculation intervention for an asymmetric chip-multicore processor.

The problem of determining correct execution of multiple threads when data hazards occur on conventional symmetrical chip-multicore processors is a significant and on-going challenge. However, there has been very little focus on the use of asymmetrical (heterogeneous) processors with applications that have complex data dependencies.

The purpose of this thesis is to: (i) define the development of a software framework for an asymmetric (heterogeneous) chip-multicore processor; (ii) present an optimal software control of hardware for distributed processing and recovery from violations; (iii) provides performance results of five applications using three datasets. Applications with a small dataset showed an improvement of 17% and a larger dataset showed an improvement of 16% giving overall 11% improvement in performance.
Acknowledgements

I would like to thank the many people who have provided me with the support and encouragement to complete this thesis and my Ph.D. To all my family members, friends and associates I say thank you.

I would like to thank my father Joginder Singh Kainth, my mother Gurdev Kaur Kainth, my brother Omraj Singh Kainth and my sisters Anita & Jeevan Kaur Kainth and our family Akita (Simba) for there love and support.

To my loving Lyuba (Lyubov), you are my heart and my soul who gave me the energy and support when I needed it most.

I would like to thank all my family members including my dear and close brothers Karan Bubber, Kuldipak Marwaha and James Anderson Bell. You fine gentlemen have been my rock and gave me support 24 hours of every day. But of course, I could not have come this far and could not have completed this work without my profound appreciation to the many advisor’s who have helped steer my path and I want to express to them my deepest gratitude to Mr Clifton Jones, Professor Richard Hill, Dr Victoria Carpenter, Dr Stuart Berry and Dr Ovidiu Bagdasar who led me to today’s achievements.

I feel very fortunate to have done my doctorate under an advisor whom I hold in such high regard Mr Clifton Jones. I was amazingly fortunate to have an advisor who gave me the inspiration to solve different research problems and at the same time the guidance to recover when my steps faltered. Finally, I thank past and present doctoral students and all members of the research team at the University of Derby.
This dissertation is dedicated to my love Lyubov, family and friends.
### Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>API</td>
<td>Application Programming Interface</td>
</tr>
<tr>
<td>ARRLG</td>
<td>Array 2D Copy Large Dataset</td>
</tr>
<tr>
<td>ARRMM</td>
<td>Array 2D Copy Medium Dataset</td>
</tr>
<tr>
<td>ARRSR</td>
<td>Array 2D Copy Small Dataset</td>
</tr>
<tr>
<td>AU</td>
<td>Atomic Unit</td>
</tr>
<tr>
<td>BIC</td>
<td>Bus Interface Control</td>
</tr>
<tr>
<td>CB</td>
<td>Copy Back</td>
</tr>
<tr>
<td>CBE</td>
<td>Cell Broadband Engine</td>
</tr>
<tr>
<td>CBFR</td>
<td>Call Back Function Return</td>
</tr>
<tr>
<td>CMP</td>
<td>Chip-Multicore Processor</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processor Unit</td>
</tr>
<tr>
<td>CS</td>
<td>Control Speculation</td>
</tr>
<tr>
<td>CTP</td>
<td>Compute-Transfer Parallelism</td>
</tr>
<tr>
<td>DDRS</td>
<td>Data Dependency Recovery System</td>
</tr>
<tr>
<td>DDS</td>
<td>Data Dependence Speculation</td>
</tr>
<tr>
<td>DLP</td>
<td>Data Level Parallelism</td>
</tr>
<tr>
<td>DMA</td>
<td>Direct Memory Access</td>
</tr>
<tr>
<td>DMAE</td>
<td>Direct Memory Access Engine</td>
</tr>
<tr>
<td>DMAQ</td>
<td>Direct Memory Access Queue</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td>DOVAC</td>
<td>Data Output Violation Analysis - Creation</td>
</tr>
<tr>
<td>DOVAK</td>
<td>Data Output Violation Analysis - Kill</td>
</tr>
<tr>
<td>DR</td>
<td>Deregister</td>
</tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processor</td>
</tr>
<tr>
<td>DVS</td>
<td>Data Value Speculation</td>
</tr>
<tr>
<td>EIB</td>
<td>Element Interface Bus</td>
</tr>
<tr>
<td>EMC</td>
<td>Element Manager Check</td>
</tr>
<tr>
<td>FFT</td>
<td>Fast Fourier Transform</td>
</tr>
<tr>
<td>FFTLG</td>
<td>Fast Fourier Transform Large Dataset</td>
</tr>
<tr>
<td>FFTSM</td>
<td>Fast Fourier Transform Small Dataset</td>
</tr>
<tr>
<td>GPU</td>
<td>Graphics Processing Unit</td>
</tr>
<tr>
<td>IO</td>
<td>Input/Output</td>
</tr>
<tr>
<td>IE</td>
<td>Insert Element</td>
</tr>
<tr>
<td>ILP</td>
<td>Instruction Level Parallelism</td>
</tr>
<tr>
<td>IPC</td>
<td>Instructions Per Cycle</td>
</tr>
<tr>
<td>L-API</td>
<td>Lyuba-Application Programming Interface</td>
</tr>
<tr>
<td>LE</td>
<td>Load Element</td>
</tr>
<tr>
<td>LS</td>
<td>Local Storage</td>
</tr>
<tr>
<td>LUCPYMXLG</td>
<td>Dense LU Matrix Factorisation Large Dataset</td>
</tr>
<tr>
<td>LUCPYMXSM</td>
<td>Dense LU Matrix Factorisation Small Dataset</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------------------</td>
</tr>
<tr>
<td>MAESC or M</td>
<td>Monitor Array Element State Container</td>
</tr>
<tr>
<td>MAS</td>
<td>Monitor Array State</td>
</tr>
<tr>
<td>MDT</td>
<td>Memory Disambiguation Table</td>
</tr>
<tr>
<td>MFC</td>
<td>Memory Flow Controller</td>
</tr>
<tr>
<td>MMIO</td>
<td>Memory-Mapped Input/Output</td>
</tr>
<tr>
<td>MMU</td>
<td>Memory Management Unit</td>
</tr>
<tr>
<td>NOC</td>
<td>Network On-Chip</td>
</tr>
<tr>
<td>ORC</td>
<td>Open Research Compiler</td>
</tr>
<tr>
<td>OS</td>
<td>Operating System</td>
</tr>
<tr>
<td>PE</td>
<td>Processor Element</td>
</tr>
<tr>
<td>PLP</td>
<td>Process Level Parallelism</td>
</tr>
<tr>
<td>PPE</td>
<td>PowerPC Processing Element</td>
</tr>
<tr>
<td>R</td>
<td>Register</td>
</tr>
<tr>
<td>RA</td>
<td>Request Analysis</td>
</tr>
<tr>
<td>RAM</td>
<td>Random Access Memory</td>
</tr>
<tr>
<td>RAW</td>
<td>Read After Write</td>
</tr>
<tr>
<td>RISC</td>
<td>Reduced Instructions Set Computer</td>
</tr>
<tr>
<td>RMU</td>
<td>Resource Management Unit</td>
</tr>
<tr>
<td>SCMP</td>
<td>Speculative Chip-Multicore Processor</td>
</tr>
<tr>
<td>SCN</td>
<td>SPU Control Unit</td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>SFP</td>
<td>SPU Floating-Point Unit</td>
</tr>
<tr>
<td>SFS</td>
<td>SPU Odd Fixed-Point Unit</td>
</tr>
<tr>
<td>SFX</td>
<td>SPU Even Fixed-Point Unit</td>
</tr>
<tr>
<td>SIMD</td>
<td>Single Instruction Multiple Data</td>
</tr>
<tr>
<td>SLS</td>
<td>SPU Load And Store Unit</td>
</tr>
<tr>
<td>SMP</td>
<td>Symmetrical Multicore Processors</td>
</tr>
<tr>
<td>SORLG</td>
<td>Jacobi Successive Over-Relaxation Large Dataset</td>
</tr>
<tr>
<td>SORSM</td>
<td>Jacobi Successive Over-Relaxation Small Dataset</td>
</tr>
<tr>
<td>SPE</td>
<td>Synergistic Processor Element</td>
</tr>
<tr>
<td>SPRLG</td>
<td>Sparse Matrix Multiply Large Dataset</td>
</tr>
<tr>
<td>SPRSM</td>
<td>Sparse Matrix Multiply Small Dataset</td>
</tr>
<tr>
<td>SPU</td>
<td>Synergistic Processor Unit</td>
</tr>
<tr>
<td>SR</td>
<td>Service Request Load/Store</td>
</tr>
<tr>
<td>SS</td>
<td>Synchronising Scoreboard</td>
</tr>
<tr>
<td>SUIF</td>
<td>Stanford University Intermediate Representation</td>
</tr>
<tr>
<td>TLP</td>
<td>Thread Level Parallelism</td>
</tr>
<tr>
<td>TT</td>
<td>Thread Type</td>
</tr>
<tr>
<td>UAR</td>
<td>Update And Reinsert</td>
</tr>
<tr>
<td>VA</td>
<td>Violation Analyser</td>
</tr>
<tr>
<td>VM</td>
<td>Virtual Machine</td>
</tr>
</tbody>
</table>
WAW  Write After Write
Chapter 1

Introduction

1.1 Background

Complementary metal oxide semiconductor (CMOS) dies continue to shrink in dimensions simultaneously; traditional microarchitectural processors delivering limited performance increases with deeper pipelining have become increasingly expensive, despite their diminished performance improvements.

This is partly due to increased power consumption, that limited the use of uniprocessors and led to the use of semiconductors chip-multicore processors (CMPs) to deliver increased performance at lower power requirements.

Single CMPs are now commonplace in most modern desktop computers, supercomputers, workstations and games consoles [Akkary et al., 2008]. Chip-multicore processors developed by major processor manufacturers include the Intel® Xeon™, AMD FX®, Sun SPARC® and IBM Cell Broadband Engine®.

Improving workload throughput is relatively straightforward using CMPs because modern workloads tend to have a large degree of concurrency. CMP architectures provide multiple threads of execution, allow non-stalled threads to continue execution and determine independent memory access. The latter are serviced independently of stalled threads, whilst simultaneously, improv-
ing the use of limited resources and the off-chip bandwidth.

Refining the performance of a sequential program is predominantly achieved by extracting parallelism via threads.

Extracting parallelism from a sequential code stream can be accomplished by many existing mechanisms such as instruction-level parallelism (ILP), process-level parallelism (PLP), data-level parallelism (DLP) and thread-level parallelism (TLP). TLP can optimise the workloads through time-slicing scheduling.

Multitasking operating systems (OS) can further assist parallelism using the OS scheduler. The scheduler is able to use algorithms such as PLP which extracts parallelism from workloads. The PLP is able to parse high-level workloads (referred to as process) and inherently executes separate and possibly unrelated instructions (contained in a process) on hardware with multiple processing cores. This process is able to reduce the processing latency while effectively utilising available microprocessor computing resources. This approach is quite sufficient for workloads that do not exhibit complex interdependencies.

However, as hardware increases in complexity, it has now become possible to extract fine grain parallelism such as ILP. ILP performs low-level parallelism, whereby the processor is simultaneously loading, decoding, executing and writing back the instruction. This process is typically referred as pipelining. ILP implicitly exploits parallel operations, such as loops or straight-line code segments. This complex procedure is implemented in hardware and intentionally hidden from the programmer. However, ILP has been exploited to its fullest extent, and attempting to extract further ILP would result in overly complex designs [Rul et al., 2007].

Threads are typically small sequences of programmed instructions that are executed either independently or collectively. When threads begin to exhibit dependencies (including complex synchronisation and communication issues) with upon other, the complexity of the program also changes. Manag-
ing this complexity has led to a considerable volume of research (see Chapter 3) that considers software\(^1\) and hardware. In particular, hardware solutions include the use of conventional symmetrical CMPs and symmetrical multicore processors (SMPs) [Hammond et al., 2000]. Such processors contain multiple processing cores that are based on a single silicon chip.\(^2\)

In a conventional multicore processor, the processing elements are generally identical to one another and each core is efficiently designed to execute sequential binary. When sequential binaries contain threads that share data, the processor suffers locks and latency issues: before a thread is executed on a core, the processor must set up the core’s registers, load the data and instructions and execute the thread’s program. If a thread’s instruction exhibits a dependency, the core is triggered to stop its current execution, store the current context (context image), handle the interrupt and finally restore the previous context; this process is called context switching. Context switching imposes latency and reduces the overall performance of the computation [David et al., 2007]. Latency is reduced if dependent threads are within the same stack space.

Major CMP manufacturers impose a restrictive design, whereby the cores on the same silicon chip cannot directly and efficiently communicate with one another. All communication is channelled through an on-chip bus that is external to the cores. This increases the contention on the bus and reduces the available bandwidth\(^3\). Until recently, symmetrical processors were considered the mainstream CMPs. High performance computing has become more dependent on commodity computing (i.e. conventional processors) and the increased use of cluster based parallel machines [Kistler et al., 2006].

In 2007, IBM and partners\(^4\) introduced an asymmetrical CMP to mar-

---

\(^1\)Manual schemes or an automation process through a compiler.

\(^2\)Also known as a many-core processor.

\(^3\)Other data and instructions are also placed on the same bus, such as memory address fetches, data instruction fetches and I/O interrupt calls.

\(^4\)Jointly developed by a Sony, Toshiba and IBM alliance known as STI; see Chapter 4.
ket, the Cell Broadband Engine multicore processor [Gorder, 2007]. The underlying architecture and design of this CMP has presented a significant change. It exhibits increased flexibility, reduced complex communication flow and improved parallelism. The research conducted in this study presents the performance gained by using TLS as a concept [Steffan et al., 2000] on an asymmetric CMP. This fine-grained approach requires low-level programming to allow a speculative paradigm on an asymmetric CMP.

Higher-level parallelism is achieved with the support of the OS, which in particular, provides an interface and support for thread creation and scheduling. The thread creation process generally requires the programmer to extract parallelism from a program also ensuring that communication and synchronisation are handled properly. Such a manual processes is extensive and exhaustive.

![Figure 1.1: Simple thread-level speculation - (A) Sequential program (B) Sequential flow is decomposed into two epochs.](image)

Section 3.2 outlines different forms of violations such as control specula-
tion [Aragon et al., 2006], data dependence and data value speculation [Hammond et al., 1998]. For example, a RAW (read after write) is considered a true data dependence violation, whereby two or more pointers and/or data locations are dependent upon the same memory location (see Figure 1.1).

A sequential program is executed in order, but the execution of TLS program is executed out of order. Nevertheless, phase data commit must respect the sequential counterpart. Therefore, speculative execution would change to in-order mode when data commit is required (respecting the sequential data commit process).

When dependencies occur, the TLS system must locate all versions of dependence and verify the violation. Hence, all data is held within the cache memory subsystem, and this presents a major bottleneck. Special-purpose hardware has been theoretically researched and created, for TLS combined with software. This assists dependency recovery (see Section 3.4.4).

The research presented in this thesis presents a new framework the Lyuba framework, and demonstrates the implementation of the L-API, which requires low programmer effort to extrapolate parallelism for common applications.

Other important factors to consider are Moore’s law, power wall, frequency wall, complexity wall, cache locality and single thread performance within the multicore architecture. Processing cores have typically doubled in transistor count every two years resulting in the following observations: chip manufacturing has remained the same, that the cost of computer logic and memory circuitry has fallen dramatically. As both logic and memory components are integrated or placed closer together on more densely packed processors, this has shortened the length of the electrical paths between the components.

Another interesting observation is that the footprint of the processor has reduced, resulting in power reduction and lower cooling requirements. The interconnections on the integrated circuit are significantly more reliable than
past implementations [Stallings, 2009]. As the density of logic and the clock speed on a chip increases, so does power density (watts/cm$^2$) that has caused difficulty in dissipating the heat that is generated on high-density high-speed chips [Stallings, 2009]. The remainder of this chapter presents a brief discussion of issues surrounding the conventional CMP and the IBM Cell processor.

### 1.2 Hardware and Conventional CMP versus the Cell

In 1965, Gordon Moore described the exponential growth of transistor count on a single die; this came to be known as Moore’s Law. With modern microprocessors encompassing an ever-increasing transistor count, there is now a situation where the main cause of loss of performance is the power constraints (albeit, partly due to the increase in the number of transistors). The design complexity of the overall microprocessor architecture also contributes to loss of performance.

Microprocessors are increasingly complex and exhibit enhanced functionality, ranging from simple microcode-based cores to complex out-of-order, fully pipelined cores housing extensive instruction sets including on-board caches and I/O and memory controllers that contain either single or multiple cores. While all these additional components provide a rich-feature set and improve the performance of a processor it has also increased the complexity. Such complexity has hindered the extraction of parallelism by programmers.

As mentioned previously, power consumption has constrained achievable peak computing performance. Thus, reducing power consumption has arguably become the highest priority for computer architects [Crowley and Turner, 2007, Qi and Zhu, 2011]. Furthermore, higher clock frequencies have resulted in signals propagating across a small area of a processor’s core, which means that only a limited amount of logic can be performed within a pipeline stage. Unfortunately, as a compensatory move, the numbers of pipeline regis-
ters have been increased, which further exacerbates the power usage problem and limits scaling of higher clock frequency.

Performance is not only constrained by the microprocessor, but also affected by the off-chip bandwidth, particularly the communication latency between the microprocessor and system memory. Ensuring that the microprocessor is able to access the required data (i.e., it can retrieve and send data to the off-chip memory) requires bandwidth. Lack of bandwidth causes processing bottlenecks, especially if the processors require a larger amount of data. This reduces the overall performance of a program.

A conventional multicore processor has a non-unified data and instruction cache (L1) private to each core, as well as a single shared unified cache (L2) that is visible to all cores contained on the same processor. Conventional CMPs suffer from latency, owing to context switching and bandwidth issues. Importantly, the cache memory system on the processor can also become a major bottleneck.

CMPs are equipped for parallel execution and generally provide excellent performance for multitasking operating systems. When a thread is spawned, the speculative system might create multiple versions of the same thread. The data and instructions of each thread are retrieved from the systems main memory and sent to the processor’s cache memory. At this point, synchronisation is needed to ensure data validity. Multiple versions of the same data are checked in different cache memory systems, increasing additional overheads and reducing overall performance. Given this complexity, researchers have devised multiple schemes and extensions to current hardware components [Acosta and Liu, 2012].

One research object was to ensure that data is correctly scaled to all processing elements using an asymmetrical CMP and architecture. The IBM Cell is an asymmetrical processor with distinct architectural differences when compared to a symmetric CMP architectural design.

The IBM Cell Broadband Engine (CBE) is a CMP that contains nine
processing elements. One of the processor elements on the Cell CMP is a conventional RISC PowerPC core (PPE) that handles the operating system runtime environment. The remaining processing elements are vector based RISC processor cores (SPEs) that are designed to handle the main computational tasks of a program. Each core can execute an individual program or work collectively on a single program. Any one of the SPEs can communicate with the others without communicating via the central processing element (PPE) by using the on-board memory flow controller-direct memory access (MFC-DMA) [Kahle et al., 2005].

The cache memory subsystem on a conventional symmetric processor reduces the average response time taken to obtain data from the main memory. This is achieved by storing frequently used copies of both data and instruction codes, although sufficient bandwidth is required to ensure that all processing cores are constantly busy with work. The Cell PPE has a similar cache implementation unlike the SPE. Each SPE has a large unified register file and is manually controlled by the programmer. Such an approach is significantly different from traditional symmetric processors as the cache memory is controlled by hardware algorithms. However, this manual approach does increase complexity but it also gives a programmer greater control.

On a traditional symmetric CMP, a thread must check multiple versions of its data held within multiple core cache units. This is followed by a broadcast message that interrupts all available cores. Once a core receives this interrupt, it will handle the interrupt appropriately before returning to its previous state. This procedure of stalling a core’s current work causes additional overheads and reduces overall performance.

The Cell CMP introduces an unconventional communication mechanism known as the memory flow controller (MFC) on each SPE (see Section 4.5.5) that attempts to keep data on-chip and available for use by other processing elements. The Cell does not retain all data on-chip, in spite of attempting to keep as much of the communication on the processor while optimising efficient
use of available bandwidth. This memory controller handles all communication to and from the SPE and handles specific memory logic instructions. The MFC provides a flexible communication mechanism that assists parallelism and complex data flow.

1.3 Aims and Objectives of this Research

The aim of this study is to develop a framework that encompasses efficient algorithms for the underlying CMP. To accomplish this task, a review of the relevant background materials will be conducted, which will establish the current status of the research field with the following objectives:

1. To investigate current TLS models, schemes and proposals on traditional architectures.

2. To evaluate a mechanism (through the development of a software framework) that supports a non-speculative execution.

3. To analyse the results generated by the software tool and to verify any performance gains or losses.

4. To investigate the Cell CMP asymmetric applicability for non-speculative type execution and available programming methodologies.

5. To ensure that the software framework efficiently distributes the execution of threads on an asymmetric CMP while simultaneously handling dependencies through inter-thread communication using hardware mechanisms and software logic.

1.4 Contributions

A brief discussion was provided on parallelism, conventional hardware and, more specifically, multicore processors and a software approach for extracting
parallelism. Research on speculation analysis, including speculative hardware implementations to assist parallelisation, has been researched for conventional and specialist symmetrical processors, but asymmetric hardware has not been researched in-depth with or without the use of speculation.

There are considerable numbers of projects that specifically focus on developing methods to automatically parallelise applications (see Chapter 3) with a large number of projects focusing on hardware aided designs (see Section 3.4.4). Instead, this thesis investigates two other areas. Firstly, manual parallelisation coupled with programmer expertise such that design modifications can yield higher parallel performance. Secondly, another important criterion from this research is the understanding, development and analysis of a software based framework executing on a heterogeneous multicore processor; the IBM Cell Broadband Engine.

An important clarification that should be stated is the contribution from this study. Past and current researchers have focused meticulously on homogeneous multicore processors including specialist custom processors (see Chapters 3 for a detailed review).

At the time that this thesis was written, little or no research was found that accelerates the detection of data hazards on a heterogeneous microarchitecture and/or utilising microprocessor hardware to accelerate high-level code, specifically the IBM Cell processor.

For this study, a framework was developed known as the Lyuba framework (a non-speculative system). A programmer is able to interact with the framework through the L-API (Lyuba-application programming interface), see Section 5.1.

The framework targeted asymmetric multicore processors in particular the IBM Cell Broadband Engine (see Section 4.5). My research takes the underlying principles of thread-level speculation (TLS) see Section 3.4.

The research itself takes the execution model of traditional TLS as the underlying philosophy; however, no speculation mechanisms are coded or sup-
ported in the framework. The Cell BE processor has no hardware speculation support. However, the framework leverages the Cell memory subsystem and data transmission mechanisms (DMA, see Section 4.5.6) to access data by calculating the precise address of the data for all load and store operations (see Chapter 5 for a detailed discussion).

The study conducted in this thesis does focus not only on hardware utilisation but also on the management of data, on-board communication and self-recovery using an asymmetric multicore processor. Together with manual parallelisation, this thesis also details how parallelism is extracted from sequential code. The research presented in this study can help direct potential and future related research to automate and improve performance for general and scientific applications towards the direction of the L-API framework.

This study presents manual parallelisation, which is applied to the selected benchmark using the L-API that supports and extracts TLP, overcoming obstacles that are prevalent in parallelisation.

This study presents the L-API framework using a selected benchmark. Performance results were obtained for five applications using multiple datasets and the applications with a small dataset showed an improvement of 17%, a larger dataset showed an improvement of 16% and the overall performance improvement was 11%.

The author of this research firmly believes in heterogeneous architecture and in order to effectively accelerate code on ever-increasingly complex multi-core hardware, software engineers must take into consideration data hazards without the need for speculative hardware because speculation is CPU cycle intensive and limits computation performance.
1.5 Overview and Structure of this Thesis

Research from this study will target a specific asymmetric CMP and the remainder of this dissertation is structured as follows: Chapter 2 outlines the research methodology taken in this dissertation. Chapter 3 presents a discussion of past and current literature on thread-level speculation. Chapter 4 reviews architecture primitives for parallelism such as synchronisation, parallelism, and the most importantly an overview of the IBM Cell processor. Chapter 5 then showcases the Lyuba framework and the L-API. Chapter 6 outlines the results of the experiments. Finally Chapter 7 presents the conclusion of the study with projected future work.

This study does not modify existing compilers or use specialist TLS hardware such as the Hydra CMP [Hammond et al., 2000], however, presents the use of a mature compiler and a commercially available processor. The practical outcome of this study is to present a software-based library for the Cell processor.
Chapter 2

The Research Methodology

This chapter outlines the research problems and describes the processes of method selection and data analysis. An overview of the applications, hardware platform used during the research project, discusses research ethics and the value of the research undertaken. The research problems can be expressed as follows:

1. How can dependencies presented in complex code, which use both hardware and software, be handled?

2. How can workloads be evenly distributed across an asymmetrical processor?

It was necessary to select a set of applications, hardware and parameters (datasets) for the research aspect that involved parallelising applications using the TLS principles, the underlying philosophy of the Lyuba framework. For the purpose of testing, where appropriate, two datasets of varying sizes where chosen for each application. The rationale for selecting datasets is described in Chapter 6.
2.1 Approach Taken for this Research

An understanding of the characteristics of the application, hardware and the ability to extract TLP was sought before an application was transformed and executed on an asymmetric multicore processor. By understanding the complex interactions of an application, it was possible to profile the code and clearly identify which parts of the code were parallelisable. Combining the analysis of the benchmark applications with a greater understanding of the hardware assisted with the development and certification of a framework (see Chapter 5).

Of particular interest was the ability to show how asymmetric hardware can be used to assist parallelism. However, reliance on this asymmetric hardware became obvious. As a result, the framework developed was programmed in a modular format, such that all communication mechanisms are in fact modules. To address the research problems, an IBM Cell CMP was utilised. Due to its unique hardware properties such as its DMA communication mechanism, Mailboxes and Signals (see Sections 4.5.6 and 4.5.7 respectively). These properties assist with parallelism and are compatible with the framework.

The applications selected for testing were chosen because they were conveniently available. Moreover, the selected applications were useful to demonstrate transformation using the Lyuba framework constructs. The objectives of this research were to understand and capitalise on a given asymmetric hardware and to accelerate synchronisation and communication between multiple processing cores, while limiting the off-chip bandwidth for such mechanisms. Hence, a wide bandwidth was given for storing and retrieving data from system memory.

The methodology presented in Section 5.1 describes how the L-API constructs were applied to un-parallelised code and highlight the effort required of the programmer. By referring to the experiences of conducting parallelisation using the L-API, ways in which applications must be prepared in order
to correctly apply the L-API constructs are described.

### 2.1.1 Quantitative and or Qualitative

To conduct the research the following two methods were incorporated: quantitative\(^1\) and qualitative.\(^2\) It is important to recognise the application of both. Quantitative methods are used to gather quantitative data – measurable properties such as mathematical models, scientific theories and hypotheses from the investigation. The empirical observation for this study is based on the results from the computation taking place on an asymmetrical CMP. Participant observation is also considered as a branch of quantitative research, in which the following will be used:

1. C/C++ programming to code lightweight rollback routines for the Cell processor
2. Analysis of performance results
3. Tables and graphs to illustrate results and statistics

Qualitative methodology relies upon an in-depth understanding of the subject matter – a descriptive approach. Qualitative applicability for computing research is limited when research involves extensive and complicated scientific experiments. Since both methods identify key components, the study is naturally biased towards quantitative; however, qualitative methods were used for the literature review, so both methods were incorporated into this study.

\(^1\)A systematic investigation of scientific properties, phenomena and their relationships, expressed through measurements and numerical analysis.

\(^2\)An in-depth understanding of the subject matter.
2.1.2 Applications Used for the Research

A search was made for simple, standardised applications, freely available via the Internet, that represented general-purpose applications; the SciMark benchmark [Pozo and Miller, 2004] was chosen. The algorithms were extracted from the benchmark, and the constructs from the Lyuba framework were applied – see Chapter 5. The benchmark comprises five applications from floating point to integer applications. Even though for the number of applications is relatively small general-purpose applications, the importance is the quality of the data structures utilised in the algorithms and how such applications are transformed. These applications are representative and exemplify different types of computation including FFT, Gauss–seidel relaxation, sparse matrix–multiply, array copy algorithm extrapolated from the monte carlo integration application and dense LU factorisation.

2.1.3 Measurements

All applications use either two or three datasets and each application is run approximately 10 times. By running each application 10 times, a mean is generated from all the cycles to represent a normalised result. This approach allows clarity of performance and an assessment of the impact of the Lyuba framework. The dynamic behaviour of the application changed substantially during the course of the assessment when all datasets were applied. Hence, caution must be exercised when assessing the parallel performance of a test system by using a small section of the application run.

The IBM Cell Broadband Engine simulator [IBM, 2005] was used to measure the execution. Measuring the parallel performance of a system of multiple cores is a considerable challenge. A great deal of care was taken to accurately capture results using the Cell’s high precision hardware counter. To capture the results of the entire Cell processor is extremely time-consuming. Hence, only segments of execution that were considered of greater importance
(ensuring internal validity\textsuperscript{3}) were selected for measurement.

It has been usual to select several areas for measurements such as sub-routines, in order that a pattern that closely approximates the behaviour of the entire execution would be seen. This is a satisfactory approach when assessing symmetric based hardware. However, the hardware used in this study was based on asymmetric hardware with similar or varied behaviour for all processing cores.

\subsection*{2.1.4 Value of Research}

As mentioned in the introduction, the multicore era is rapidly becoming the de-facto standard, with future predications of 10–260 cores and more on a single-silicon [Battiwalla, 2009]. New software mechanisms, techniques and implementations will be needed to extract maximum parallelism and to ensure that resource utilisation is kept high while simultaneously handling complex dependencies. Parallel programming is not a new concept or a new idea but has existed since the dawn of the SMP (symmetrical multiprocessor) era and it has remained prevalent in the scientific and academic community. For example, current and popular threading models such as MPI [Karniadakis and Robert, 2003], OpenMP [Chapman et al., 1997] and Posix [Barney, 2010] already provide an adequate solution for extracting parallelism. These languages provides a communication mechanism for transferring instructions including data across multiple processing nodes. However, such languages do not handle complex dependencies within complex data structures and do not fully utilise the hardware capabilities of the CMP.

Interestingly, OpenCL has grown in strength due to its heterogeneous structure by encapsulating and distributing code to both CPU and GPU. However, the technology is young and still requires further analysis [Gaster, 2010]. The OpenCL API was not available when this study began but future

\textsuperscript{3}There is an assurance that the observations in the sample group are accurate. This ensures that the assessment of characteristics was able to be defined for measurement.
versions of the L-API could possibly incorporate OpenCL technology.

The proposal by [Oancea and Mycroft, 2008] bears similarity to this study from a software perspective. The authors implement a lightweight TLS library as the underlying framework that handles dependencies and violations. This current study also proposes a rollback routine (derived from thread-level speculation) and, similar to [Oancea and Mycroft, 2008], it handles violations but it also exploits the underlying architecture. Currently no literature or studies have been found that attempt TLS or speculation-type execution for an asymmetrical CMP, specifically the Cell processor. The contributions from this study will support the asymmetric CMP programming knowledge pool and introduce a new parallelisation library to an asymmetric CMP.

Table 2.1: Hardware environment.

<table>
<thead>
<tr>
<th>Machine environment</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary machine</td>
<td>1. Intel Core 2 Quad</td>
</tr>
<tr>
<td></td>
<td>2. 4GB RAM</td>
</tr>
<tr>
<td></td>
<td>3. 100MB Ethernet network interface</td>
</tr>
<tr>
<td></td>
<td>4. Fedora 7 with IBM Cell development libraries</td>
</tr>
<tr>
<td>Test environment</td>
<td>1. Sony Playstation 3 20GB</td>
</tr>
<tr>
<td></td>
<td>2. IBM Cell 6-SPU</td>
</tr>
<tr>
<td></td>
<td>3. Fedora 9 with IBM Cell development libraries</td>
</tr>
</tbody>
</table>
Table 2.2: Software environment.

<table>
<thead>
<tr>
<th>Software</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Fedora 7(^a)</td>
</tr>
<tr>
<td>2. IBM Cell SDK</td>
</tr>
<tr>
<td>3. IBM Cell Fuel System Simulator</td>
</tr>
<tr>
<td>4. Eclipse CDT Integrated Development Environment</td>
</tr>
</tbody>
</table>

\(^a\)The official supported operating system for the IBM Cell SDK 3.0.

2.1.5 Equipment

The equipment used for this study is listed in Table 2.1. To develop for the Cell processor, the SDK provided by IBM was used since it has some open source elements such as the GNU C compiler. The rest of the SDK is closed source including the IBM XL compiler. Unfortunately, the SDK is only compatible with a Linux based operating system, necessitating its use. Both the SDK and the operating system are available from the Internet as freeware (Table 2.2 lists the main software tools used for this study).

2.1.6 Limitations

The number of available processing units limits the hardware used to test the framework. The thermal temperature readings were not accessible due to the hypervisor, obtaining the temperature parameters of the framework running on the processor could not be carried out.
2.2 Summary

The research methodology used is described. The development and testing environment, testing algorithms and the value of research were considered. This chapter also outlines the main limitations of the project, i.e. hardware resources. The layout of the remaining chapters is as follows: a literature review of the main field of study, followed by an overview of technologies employed including an understanding of the IBM Cell microprocessor. More importantly, the study will present the Lyuba framework (L-API) and this is followed by the results of the experiments. The final chapter will present a final conclusion make suggestions for future work.
Chapter 3

Thread-Level Speculation
Theory and Application

This chapter investigates thread-level speculation (TLS) including background material and related works that support TLS. The rollback routines developed from this study are derived from earlier studies; however, before considering such routines and the L-API, the fundamental grounding and the theoretical basis of thread-level speculation (TLS) must be considered. A persistent bottleneck that impedes thread-level speculation is value communication, speculative states and synchronisation between speculative threads, whereby the difficulty remains in deciding how and when to apply the above methods. Next, this chapter will go on to describing how a system based on TLS philosophy can be practically implemented on an asymmetric platform. Originally invented by [Knight, 1986] there have been many systems and schemes in addition to implementations that have extended the basic concept of TLS.

However, to determine whether speculative based systems are viable and/or relevant on today’s modern asymmetric processors, past and current TLS schemes and implementations must be investigated. The remaining sections will describe the fundamental parallelism techniques and then the classical
 TLS execution model coupled with an evaluation of TLS schemes including hardware and software supported schemes; compiler and speculation types are also documented in this chapter.

### 3.1 Execution Model

Thread-level speculation (TLS) was originally proposed by Knight [Knight, 1986], and since then there have been many schemes, proposals and implementations that have extended the basic concept of TLS. This section describes the classical execution model for TLS, which is typically implemented in a compiler and executed in hardware. The basic overview of the execution model is discussed below and the remainder of this section evaluates different TLS proposals and schemes, types of dependencies, cache coherence and manual parallelisation.

![Figure 3.1: Classical TLS execution model.](image)

(A) No violation.  
(B) Violation recovery.

Figure 3.1: Classical TLS execution model. (A) illustrates epochs executing with no violation. (B) illustrates multiple epochs with a violation occurring on epoch \(E_2\), this results in violation recovery.

Figure 3.1 depicts the classical execution model for TLS that has been adapted from [Steffan et al., 2005]. The following description is a high-level overview of TLS model. Firstly, a program is decomposed into units of work
named epochs (or speculative/worker threads), which may contain dependencies. When a microprocessor is executing instructions in the out-of-order manner, the microprocessor must respect dependencies between instructions (see Section 3.2).

The first spawned thread of a program will at all times remain non-speculative. Typically, a non-speculative thread has additional privileges as depicted in Figure 3.2. The first spawned thread is known as the controller-thread (CT) and is not speculative. The CT can start, stop or halt any of its worker threads (speculative threads/epochs) and commit final results back to memory.

![Figure 3.2: Epoch relationship model.](image)

In Figure 3.2 the work crew - E2, E3 and E4 (executed speculatively) - are responsible to C1 (a non-speculative thread). Once a speculative thread has completed its execution of work, it would contact the CT and acquire another unit of work. Once all available units of work are exhausted, the CT would then be ready to commit-back the results to main memory. If an epoch speculatively identifies a dependency, it would halt its execution and notify the CT.
Figure 3.3: Committing results back to main memory. (A) illustrates the controller threads (CT) and their unique identifier (commit-back priority). (B) illustrates two important components; the controller queue and main memory. The queue shows the CTs and their current ordering. Before CT-3 commits back to main memory, the logically earlier CTs must commit their results back to main memory, whilst respecting the original sequential program semantics.

This is highlighted in Figure 3.3 where the CT would squash (i.e. stop) E2, including any logically later (following) violated epochs. The dependency is then corrected and all logically later epochs are restarted. The CT would then resolve the dependency in E2 and then finally restart the squashed epochs (E2, E3 and E4) as depicted in Figure 3.3 (B). Each speculative thread (epoch) has the capability to spawn new epochs through a spawning mechanism, which is described in more detail in Section 3.4.2.

A spawned epoch would obtain its initial parameters including the program counter (PC) and a unit of work from a logically earlier (preceding) epoch. When the CT has completed its work set, the results are then ready to be committed back to main memory. To ensure that the original sequential semantics are respected as described in Section 3.1, the CTs have a unique identifier that represents the logical-sequential order as depicted in Figure
3.2 Dependencies and Data Hazards

This section explores dependencies that commonly occur within inter-thread communication. Table 3.1 presents three levels of hazards: structural hazards occur at the hardware layer and hazards such as resource contention generated by microprocessor resource management instructions and actual instruction hazards, whereby program instructions (statements) correspond with the data of a preceding statement; and control dependencies, that is control logic within code statements such as branching/if-statements.

Table 3.1: Hazards.

| Structural | Resource conflicts/hardware contention. The multiple instructions require a hardware component that is only available to one instruction per cycle(s) |
| Data       | Instruction dependency |
| Control    | Alters the PC of a program by either a branch or other instructions |
Table 3.2: Common Dependencies.

<table>
<thead>
<tr>
<th>Property</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flow/true</td>
<td>RAW (read-after-write), where a later epoch consumes a value/datum produced from an earlier epoch. However, the consumed value may have been updated by another (an earlier) epoch, hence, the consumed value becomes stale and incorrect.</td>
</tr>
<tr>
<td>Anti-dependence</td>
<td>WAR (write-after-read), a later instruction affects (overwrites) the input value for another (earlier) instruction.</td>
</tr>
<tr>
<td>Output</td>
<td>WAW (write-after-write), a later instruction affects (overwrites) the input value for another (earlier) instruction</td>
</tr>
<tr>
<td>Input/Output</td>
<td>When two or more instructions attempt to access the same file simultaneously</td>
</tr>
</tbody>
</table>

The most common dependencies are listed in Table 3.2. Desirable properties for speculative threads are high predictability for control and data dependencies [Krishnan and Torrellas, 1998, Marcuello et al., 1998]. Study by Rundberg [Rundberg and Stenstrom, 2001] the authors explore name dependencies and true data dependencies, using synchronisation atomic primitives, similar to the Zhai’s research [Zhai et al., 2002, Zhai et al., 2004]. Their study brings into focus load and store instructions while resolving dependencies. Nonetheless, their base line scheme is memory intensive and may not be practical on modern CMPs.

A profiling approach in [Rul et al., 2007] examines memory dependencies between different functions using call graphs. Interprocedural data flow graphs are beneficial for viewing dependencies and determining memory access times of functions. The memory access times were dependent on other functions (similar to the producer and consumer structure). This approach was supported by cluster analysis of dependent functions and synchronisation. The final step was the testing of a compression algorithm from the SPEC CPU 2000 benchmark suite (bzip2). The end result was a speed-up
of 3.74 (compression) and 1.41 (decompression).

Despite this comprehensive analysis, the aforementioned study [Rul et al., 2007] did not explain the memory results. The use of these timings and other such measurements obtained from the study could have possibly improved performance but were not considered or taken into account. Furthermore, this study did not define possible cache issues, such as cache miss rates, which also adversely affect the performance of the speed-up. This research exploited a high-performance processor (Intel© Itanium© processor), which is widely used in high performance computing machines (i.e. supercomputers). However, such a processor is not common in the general commodity processor environment, so the authors’ work is restricted to a smaller audience. One final shortcoming of the research was that the implementation was hardware dependent. The specific hardware required is not portable, adaptable or scalable to commodity processors without a special instruction set. To summarise, it is apparent that the fundamental issue with TLS proposals must overcome dependencies within instructions.

This section has highlighted the general dependencies such as RAW (most common dependency) and past TLS studies have extensively explored a processor’s cache memory system. The following section explores the cache coherence protocol.

### 3.3 Writeback Invalidation-Based Cache Coherence

This section evaluates invalidation-based cache coherence schemes. The coherence protocol makes it possible to maintain consistency in cached systems. The motivation for invalidation-based cache coherence is to invalidate cached copies of a line before getting exclusive ownership of that line. The cache lines hold the most recent and valid data in the main system memory. Reported works that are heavily dependent and extensively utilise this protocol
include [Zhai et al., 2002, Warg and Stenstrom, 2008, Krishnan and Torrellas, 1999b, Krishnan and Torrellas, 1999a, Warg and Stenstrom, 2006].

Study by Steffan [Steffan et al., 2000] explore the use of a shared cache for TLS. Limiting the number of epochs accessing a single shared speculative cache line to one reduces the negative concurrency behaviour that generally affects multithreaded programs. The authors employ a specialist TLS hardware processor and such hardware-centric designs are considered to be more effective than software schemes. However, TLS hardware processors have additional overheads including maintaining different states of data in the cache and that the use of additional coprocessors requires additional resources to maintain different processor states. As a result such states affect power consumption, thermal issues and the hardware complexity of a CMP. Unfortunately, their scheme is not transferable to modern processor architectures, the applicability of their scheme cannot be adequately warranted by their results.

In [Tuah et al., 2002] the authors examine a cache memory subsystem and present a detailed analysis of cache use and in particular the use of prefetching. The authors develop a performance model by which their algorithm attempts to solve the knapsack problem [Hifi et al., 2008]. While the implementation is theoretically complete, it may not be practical or viable on modern processor architectures due to extensive modification of the prefetching scheme. Processor designers of modern multicore processors typically optimise the prefetching scheme, which is efficiently developed and works effortlessly. Another cache supporting mechanism that is implemented in both speculative and non-speculative CMPs is the snoop cache coherence protocol that is explored meticulously in [Kumar and Huggahalli, 2007, Gopal et al., 1998].

This section has outlined the importance of cache use for thread-level speculation. By extending the cache to accommodate additional cache line states, TLS researchers have been able to gain significant hardware control.
Consequentially additional hardware is required as more speculative data is processed, requiring more data to be placed within a cache of a processor’s memory subsystem. However, it is not clear from literature if cache capacity could be a potential bottleneck. The remaining sections will explore TLS schemes.

### 3.4 Thread-Level Speculation Schemes


In [Steffan et al., 2000] the processor’s cache coherence protocol (i.e. writeback invalidation-based cache coherence) has been rigorously extended to handle arbitrary memory access patterns such as array references (see Section 3.3). The authors only attempt to leverage the coherence scheme for the nearest/local cache unit (L1); their study does not clearly define hardware utilisation. However, such an approach could potentially scale to large processors (distributed environment). Moreover, performance results are only shown for loop-based algorithms and not complex pointer-based algorithms.

A similar implementation by [Krishnan and Torrellas, 1999a, Krishnan
and Torrellas, 1999b] modifies the coherence protocol to detect data dependencies (see Section 3.2). Their conclusions demonstrate sequential binaries decomposed using a TLS compiler into a binary state without the need for complete recompilation. The compiler inserts specific TLS codes [Zhai et al., 2004] to ensure that threads are handled correctly.

This approach is limited to static time compilation, where the actual program is analysed and speculative codes added before execution of the program. Unfortunately, applying speculative codes at runtime is considerably difficult due to hidden and often complex dependencies. In summary, the authors have not evaluated complex data structures and their approach does not execute multiple speculative programs, which is a serious limitation.

Should multiple speculative and non-speculative programs exist in the same domain, then a complex context switch is required since this directly increases latency and processor cycles, although their approach is in theory possible. However, their scheme is not really suitable for modern CMPs.

Study by [Packirisamy et al., 2006] used a dual speculative thread protocol that can overcome some of these limitations. The main outcome from their research was the ability to ensure that speculative and non-speculative threads are kept isolated. The approach can limit or reduce the bandwidth for speculative data traffic on the CPU by restricting speculative threads to execute on the same processing core, thereby limiting speculative data to registers and cache to a single core of the CPU.\footnote{Provided the CPU has more than two processing cores.} However, the scalability implication of this approach applied to larger processor designs and distributed architectures is unclear.

Typically, a sequential program with TLS assistance would execute on a single processor using a non-unified L1 cache. Threads executing on multiple processor elements would disrupt cache locality resulting in defragmentation [Tam and Tam, 2003].

The study by Fung [Fung and Steffan, 2006b] reduced data defragmentation...
tation while improving the cache locality problem. Their article illustrates where cache misses occur within the L2 cache. However, modifying cache policies by the programmer remains limited. Moreover, the authors only use parallel access patterns such as loops and this requires hardware support (see Section 3.4.1).

Hammond [Hammond et al., 1998] describes a TLS scheme that uses both hardware and software techniques to extract parallelism from a sequential binary. Once the sequential binary is decomposed (see Section 3.1), the speculative threads that contain dependencies can be handled by speculative assisted hardware – the Hydra speculative chip-multicore processor (SCMP) [Hammond et al., 2000]. The focus was placed upon memory accesses made by the speculative threads that might violate true dependencies (see Section 3.2).

However, it is unclear in what manner the Hydra processor handles and executes non-speculative code and requires significant hardware understanding. Whereby, additional hardware used in their scheme handles dependencies with the aid of a coprocessor (known as the speculation control coprocessor). Furthermore, cache memory – that is external to the coprocessor – was modified to store additional data (similar to the cache coherence protocol) resulting in a scheme that heavily relies on speculative hardware. The complexity and effectiveness of their research including hardware utilisation, remains unclear.

Another well-documented source of parallelism is loops. A significant amount of time is spent executing instructions within loops, explaining why loops have become a common source for parallelisation (see Section 3.4.1). In sharp contrast to earlier TLS research, which concentrated on low-level hardware-specific implementation (see Section 3.4.4), [Kazi and Lilja, 2001] implemented a software-heavy scheme. Their scheme supersedes Superthreaded Architecture [Tsai and Yew, 1996] such that the Kazi and Liljas implementation is a coarse-grained threaded pipelining system, which resembles [Tsai
et al., 1999]. Nevertheless, the approach used was implemented on a specific processor, the Hydra chip multiprocessor and, as such, cannot be ported to other architectures [Hammond et al., 1998]. From a practical perspective, the work of Kazi and Liljas is only applicable to proprietary CMP, bringing the importance, scalability and availability of their work to only a limited environment.

Work by Oancea [Oancea and Mycroft, 2008] also used thread management; however, their implementation differed from the research presented in this thesis in that it was hardware specific. In this thesis, a unique process for each processor element is created through the libspe2 library. This library mimics the actual processor element [Mols, 2009]. The [Oancea and Mycroft, 2008] study used functors (function objects; [Haendel, 2005]) to create new threads and handle the different stages of the execution of the thread. By way of comparison with the libspe2, the spe_context_create function creates an image of an SPE, which provides most of the capabilities of an SPE (see Section 4.5.2 for an overview of the SPE).

Study by Oancea and Mycroft [Oancea and Mycroft, 2008] describe hardware resource utilisation. In particular, threads were not discussed in depth and the paper did not explain the impact of a large number of threads (i.e. optimum concurrent thread use). Such information is important since it allows the upper limit of active threads to be determined and supports the analysis of memory use and/or memory requirement. As the described system aims to support and resolve data hazards, addressing memory-related issues is essential for managing data hazards. If the scheme generated a significantly large number of threads, and each thread was allocated space within the stack, the impact on memory utilisation, which has a direct effect on the virtual memory (VM), physical system memory (RAM) and possibly on the locality of cache memory becomes pertinent. Such information would

---

2The libspe2 is a library interface developed and distributed by IBM.
3SPE is a simple in-order core processor, which is one of the central components of the IBM Cell Broadband Engine multicore processor.
highlight possible bottlenecks that adversely affect speed-up. While Oancea and Mycroft’s scheme demonstrates potential, its implementation was only executed on a shared-memory multiprocessor system with no hardware specific details. Moreover, no consideration was given to the scalability of their scheme.

Studies by [Packirisam et al., 2008, Renau et al., 2005, Luo et al., 2009] examined TLS workload efficiency on a high performance SMT CMP processor using performance, power and thermal indicators as benchmarks. The scheme implemented a TLS-based compiler targeting Intel’s Itanium architecture. Moreover, the paper presented an in-depth TLS comparative analysis of multiple SMT CMP configurations, using the SPEC benchmark. Once again, the scheme is restricted to a specific processor type from Intel© and it remains unclear how it transcribes to other processors.

3.4.1 Loop-Based Speculative Execution

Loops typically assert a deterministic structure and potentially amass a significant amount of parallelism, so loops have become an ideal source of parallelism, and is the significant coverage makes them an ideal source for parallelisation. Schemes from [Hammond et al., 1998, Kejariwal et al., 2006, Gupta and Nim, 1998, Martinez and Torrellas, 2003, Wang et al., 2008, Marcuello and Gonzalez, 2000, Tian et al., 2009, Oplinger and Lam, 2002, Li et al., 2005] exploit loops through different TLS techniques.

In [Wang et al., 2005] the authors propose an algorithm that simply selects loops that could be successfully parallelised, the output being an improved overall performance. The authors implement a loop selection algorithm using two parameters, speed-up and coverage of loops, that equate to an optimal selection of speculative parallelisable loops. But such an approach is limiting the scope of potential parallelisable code; furthermore their scheme extensively analyses the speed-up through the aid of profiling and compiler analysis for each loop. However, the results did not reflect the actual behaviour at
The authors have not identified overheads, although they have noted the behaviour of TLS loops that will vary across different invocations. Furthermore, their scheme can only improve the performance for some benchmarks.

Research by [Gupta and Nim, 1998] implements a similar approach, based on static program analysis [Rauchwerger and Padua, 1995] of potential speculative parallelisation of loops. The authors’ scheme presents a composite of run-time tests for speculative loops. However, their approach is limited to dependence testing and has not captured instruction complexity such as pointer referencing, complex data structures within loops and control flow. Loops and pointer referencing (complex instructions) are closely related. For an in-depth analysis and discussion of loops, please see [Hammond et al., 1998, Gupta and Nim, 1998, Martinez and Torrellas, 2003, Wang et al., 2005].

### 3.4.2 Thread Spawning Policies

An important consideration in TLS is the thread spawning mechanism, and [Marcuello and Gonzalez, 2000, Marcuello and Gonzalez, 2002, Oancea and Mycroft, 2008, Madriles et al., 2008] assess thread-spawning techniques including thread ordering and predication techniques, while their scheme concentrates on thread spawning for loops with the use of hardware. Unfortunately, the authors have not clarified how branching hardware is modified to support their loop iteration, including continuation policies nor discussed the scalability of their approach.

The authors have analysed two specific spawning policies, namely sequential ordering policy (processor cores interconnected through a unidirectional ring topology, i.e. thread data is unidirectional) and unrestricted ordering policy (no strict organisation of processor cores). Although both spawning policies are dependent on the underlying architecture, it is not clear how well sequential ordering is implemented. However, to enhance their schemes, the authors implemented a value prediction scheme [Raman et al., 2008]. The
value predictors attempt to improve scheme performance.

A severe limitation of speculatively optimised loops is the limited research, investigation and handling of complex pointer referencing instructions that are external from loops – see Section 3.4.1.

### 3.4.3 Manual Parallelisation

An alternative approach to automatic compiler and hardware driven TLS parallelisation is manual parallelisation [Prabhu and Olukotun, 2003, Gupta and Nim, 1998, Cintra and Ferraris, 2003, Rauchwerger and Padua, 1995, Oancea and Mycroft, 2008]. Research by [Prabhu and Olukotun, 2003] manually inserts TLS codes into the program’s source code. In order to support TLS codes, the approach relied extensively on the Hydra CMP [Hammond et al., 2000]. Using such a specialist CMP limits the applicability for a wider range of processors. Indeed, the research is only applicable to an experimental specialist processor and microarchitecture. Furthermore, single-level and loop-based algorithms are extensively tested; there is no indication as to how complex pointer reference code is handled.

Research by [Oancea and Mycroft, 2008, Wenjie et al., 2012] used a similar approach and proposed a TLS library. In theory, the solution by [Wenjie et al., 2012] has the potential to work well on most x86 architectures (CPUs) but at present it is unclear how their solution interfaces with hardware. The authors proposed a design from a high abstract layer that uses the non-standard Boost library for meta-programming [Gurtovoy and Abrahams, 2008]. This library contains extremely efficient algorithms. This fact might, however, necessitate higher memory and bandwidth use. Hence, research offers the promise of improvement if the design is implemented with the instruction set architecture (ISA) in mind and the use of PE’s NOC are improved.
3.4.4 Hardware Support for Thread-Level Speculation

Many implementations rely on hardware mechanisms that complement TLS. This section will briefly analyse common hardware implementations, including TLS CMPs. It will also describe research that depends on hardware that has speculative support. Modifying cache lines through the coherence protocol is evaluated in Section 3.3. Research by [Gopal et al., 1998] proposed the use of a speculative versioning cache (SVC) rather than an address resolution buffer (ARB) [Franklin and Sohi, 1996].

SVC is similar to a snoop bus-based cache coherence system [Tanenbaum, 2005] but SVC increases the chip hardware complexity. Many researchers have proposed hardware support for speculative parallelisation (e.g. [Cintra and Ferraris, 2003, Krishnan and Torrellas, 1998, Oplinger and Lam, 2002, Zilles and Sohi, 2002, Steffan, 2003]). Multiscalar architecture [Franklin, 1993] was one of the first complete architectures for TLS. It selects tasks by traversing a control flow graph (CFG).

In [Marcuello and Gonzalez, 2000] the authors research endeavours to prove that speculative TLS CMP increases the performance of a speculative program. The authors confirm the use of speculative architectures, such as the multiscalar architecture [Franklin, 1993], SPSM [Krishnan and Torrellas, 1999a] and the Superthreaded Architecture [Tsai and Yew, 1996] provide the necessary hardware interfaces to forward and predict values produced by threads. Such an approach bears some similarities to an earlier study [Hammond et al., 1998]. However, in order to support such CMPs and speculative architectures, a TLS compiler such as the Stanford University intermediate format (SUIF) compiler [Wilson et al., 1994] is required. The compiler itself is limited to speculative architectures.

Studies by [Krishnan and Torrellas, 1999a, Krishnan and Torrellas, 1999b] proposed an extension of the processor elements register set. This makes the approach similar to the use of the cache coherence scheme. The authors examined the allocation of registers on each core and identified those registers
that store thread data. These registers are globally visible to all cores on the CMP such as a register passing buffer scheme proposed by [Hammond et al., 2000]. This indirect inter-processor communication reduces latency (processor cycles) when sending and retrieving data to and from neighbouring cores. However, it is unclear how global registers are protected from internal and global changes from a hardware perspective. Furthermore, allocated registers in the CMP are not directly connected to other allocated registers on their associated cores while all communication is channelled through the on-chip (NOC).

The scheme also supports a hardware synchronising scoreboard (SS) which is a decentralised structure embedded in each core. The SS stores thread data and allows synchronisation and communication between threads. The same outcomes can be achieved using the cache coherence protocol provided that thread data does not exceed the storage capacity of the cache. Unfortunately, this complicates data management. However, the authors demonstrated notable speed-ups using their scheme although, problems do exist such as scalability, hardware complexity (on-chip hardware use)\(^4\) [Renau et al., 2005, Packirisam et al., 2008].

Steffan et al [Steffan et al., 2000, Steffan et al., 2005] implemented a traditional TLS model to detect data dependencies and violations using load and store address comparisons and at runtime as an indicator. Using the processor elements cache (cache coherence scheme; also known as the write-back invalidation-based cache coherence), the authors scheme was able to detect dependencies and resolve the violations, by modifying the appropriate cache line and/or restarting the thread. However, to obtain exclusive ownership of a cache line requires all other affected cache lines to be invalidated prior to modification being executed [Steffan et al., 2005]. No timing or overhead indications were available for analysis. Furthermore, the authors’ scheme requires hardware support to store speculative state bits (an

\(^4\)Energy consumption and efficiency were not considered.
extension to the existing cache line, MESI\(^5\) known as the ownership-required buffer (ORB) [Radulovic and Tomasevic, 2007].

The common held opinion is that current modern processors lack (or have insufficient) hardware speculation support. Hence, the scheme is limited to speculative type processors and will not scale to non-speculative processors due to its reliance on speculative hardware.

The study by Martinez [Martinez and Torrellas, 2003] concentrated on synchronisation and coined the phrase speculative synchronisation, while developing this unconventional synchronisation mechanism. The synchronisation primitives developed during the author’s study allowed threads to continue speculative execution in critical sections. This required both hardware and compiler support to ensure that states of each speculative synchronisation were maintained or squashed as required.

Nevertheless, the cache feature set is extended to carry an additional bit for acquire and release logic. This simply changes the cache policy system that releases the cache line once the associated extra bit has been flagged with a release message, or when an attempt to acquire the cache line has been made by setting the additional extra bit to an acquire bit.

A scheme such as this extends the coherence protocol even though conventional synchronisation attempts to ensure that a critical region is not corrupted by concurrency and attempts to preserve the integrity of data retained in a critical region. It is not clear from the paper how the system ensures data integrity from concurrency. In addition, the author fails to provide details of the additional overheads for the hardware. The paper does, however, identify that no programmer intervention is needed and, therefore, their implementation remains transparent. Despite this, the scheme itself is only applicable to a specialised hardware and it is not clear how the scheme works for multiple or CMP-based processors.

The studies [Packirisamy et al., 2006, Hammond et al., 2000] presented

\(^5\)Modified Exclusive Shared Invalid.
classical TLS implementations using common and typical hardware support; they explored different hardware mechanisms that are typically found on speculative CMPs, such as additional buffers, ORBs, ARBs and register passing buffers (RPBs). These mechanisms attempt to buffer speculative data at the same time as assisting the TLS scheme. Many researchers have been able to implement their TLS schemes through these hardware interfaces. The ARB [Franklin and Sohi, 1996, Gopal et al., 1998] provided hardware speculation support, with the design composed of a single shared buffer interconnecting all processor elements. This design creates significant bottlenecks and results in poor NOC utilisation of load and store transactions.

The memory disambiguation table (MDT) was proposed by [Krishnan and Torrellas, 1999a, Akkary and Driscoll, 1998, Cintra et al., 2000], that is similar to a snoop-based coherence scheme but it is implemented as a decentralised scoreboard structure that threads use to synchronise and communicate register values. However, such an implementation requires another NOC/bus, and the schemes custom MDT NOC (similar to a cache memory subsystem with self-governing logic) can only transmit one word per cycle, a major limitation as compared with the IBM Cell EIB – see Section 4.5.4 – resulting in the MDT being a limitation.

The use of a cache controller for speculative states was examined by [Yanagawa et al., 2003], although their work resembles preceding studies, and it fails to address some fundamental issues, such as effective bandwidth utilisation and data throughput.

Interestingly, [Garzaran et al., 2005] endorses the use of hardware speculation to increase the performance of buffer use (i.e. such as ARB). Their scheme reduces overall performance when squashes are frequent, and it does not take into consideration the memory, power and thermal factors. The reader is referred to the [Renau et al., 2005, Packirisam et al., 2008] for a detailed analysis of these studies.

A study by [Garzaran et al., 2003] examined and presented a detailed
taxonomy of buffer use. Similarly to [Hammond et al., 2000, Krishnan and
Torrellas, 1999a], unmodified speculative data (i.e. previous version of data)
are stored in hardware, namely memory-system history buffer (MHB), that
is similar to the work described by [Akkary and Driscoll, 1998] with the
remaining TLS protocol implemented in software.

TLS hardware proposals and schemes used a single type of hardware and
the speculative states that were visible on the hardware used multiple inter-
faces, such as traditional epoch identifiers, stored in a processor’s core cache.
The epoch identifiers (or task_IDs) are stored in the MHB (which repre-
sents a log of unmodified speculative data). In the meantime, the rest of the
cache is used to store the remaining speculative data. In addition, the paper
described modification of the TLB to store and route of speculative state
data. The research is theoretically appealing as a quasi-hybrid approach.
However, strict hardware requirements and excessive communication across
the NOC could impede the overall performance, and this is likely to make
this approach non-viable.

A true hybrid scheme described by [Miura et al., 2003] is broadly based
on a multiscalar architecture [Franklin, 1993]; i.e. the use of specialist TLS
hardware. Here, speculative CMP is expanded with a dedicated thread con-
trol unit (TCU) coprocessor. Furthermore, inter-thread communication such
as register dependencies is handled in hardware, and speculative epochs are
stored within hardware for fast retrieval. The shortcomings of this research
include the lack of consideration for resource contention, such that simulta-
aneous requests to the TCU from multiple processor elements could overload
the TCU. The scheme is also restricted to specialist speculative CMP, poten-
tially restricting its adaptability to other, more common architectures, such
as commercial non-TLS CMPs.

Research by [Akkary et al., 2008] proposed a new microarchitecture –
the TLS CMP processor that is similar to the superthreaded architecture.
Inspired by speculative multithreading (SpMT) and a derivative of the multi-
scalar study [Franklin, 1993], this scheme supports the use of simple in-order cores (similar to that of IBM Cell SPUs). Perhaps the most important contribution this paper makes is the use of a control independent predication coprocessor to spawn threads. The results are promising, albeit that the code patterns required perfect parallelism. Whether actual production code exhibits perfect parallelism is yet to be determined.

It is assumed that production code does not have significant coverage of perfect parallelism. More importantly, since commercial and high performance CMPs have limited or, more commonly, no TLS logic hardware support; the work described previously has limited applicability, as it applies to only speculative based hardware. Deep speculation code paths that require additional speculation hardware support further limits the authors’ work.

Wang [Warg and Stenstrom, 2006] focused on single threads and on hardware resources to minimise dependency associated with a speculative thread (conventional threads also exhibit similar overheads, such as register dependency). Moreover, the authors extended the cache coherency protocol to support additional cache line states. Although, the study simulates a processor that meets their research requirements, it is unclear if their approach can be considered innovative or to have improved upon research that existed at the time. Manual and hardware implementations have been popular with many researchers, and another avenue of TLS parallelisation is the use of compilers as discussed below.

3.4.5 Compiler Support for Thread-Level Speculation

This section will briefly evaluate common speculative compilers. The intention is not to provide an in-depth theory of compilation as this is beyond the scope of this study. The reader is referred to [Kennedy and Allen, 2001, Aho et al., 1986, Grune et al., 2000] for further information on compiler theory.

Despite considerable progress that has been made in the field of auto-
matically parallelising regular numeric programs, compilers have struggled to automatically parallelise non-numeric (irregular) programs. This is due to complex control flow and memory access patterns [Steffan et al., 2000]. Study by [Bhowmik and Franklin, 2004] implements a scheme based on an established speculative compiler, the SUIF compiler [Amarasinghe et al., 1995, Wilson et al., 1994]. The compiler translates the source into SUIF Intermediate Representation (IR) followed by various optimisations and produces an annotated program with profile information that is finally partitioned into threads.

The SUIF compiler can only execute multiple instructions on specific processors and make use of a profiler that is limited in determining the most likely paths in a program and which estimates the possible number of dynamic instructions per procedure, including function calls and iteration count within a loop. The authors use profile data and implement their own algorithms for thread generation, inter-thread data dependence modelling and program partitioning. It is assumed that the algorithms complement the SUIF compiler. However, it is not clear whether such a scheme is scalable and portable to non-speculative hardware.

Madriles et al [Madriles et al., 2008] explored the Mitosis framework [Gonzalez, 2010] in their studies. This framework is similar to Hydra and SUIF, in that it is a combination of a compiler and speculative hardware support [Hammond et al., 1998, Olukotun et al., 1996, Wilson et al., 1994, Amarasinghe et al., 1995, Garzaran et al., 2003] which enhances speculative threads. Interestingly, the Mitosis compiler generates speculative threads with pre-computed thread data, such as register and memory values known as speculative pre-computation slice (p-slice). The framework utilises a speculative processor with additional speculation hardware support. The approach provides a tight-coupled architecture, where software and hardware work in cooperation; however, the research provides no benefit when current modern processors and micro-architectures are used. Hence, the proposed scheme is
not transferable, scalable or viable for the current generation of processors.

Moreover, [Miura et al., 2003] reported an intuitive design, which again is similar to designs that predate its report. The hardware manages execution and synchronisation of the speculative threads, and the compiler inserts the synchronisation points [Zhai et al., 2002], the speculative threads assist hardware control speculation to ensure validation of threads execution (i.e. validates data) and is followed by synchronisation that reduces mis-speculation overheads from a software perspective. The drawback of this approach is that it relies heavily on hardware support. Indeed, the scheme can only be implemented on a multiscalar architecture, making the research somewhat redundant. The redundancy is due to multiscalar architecture not being available for research or commercial use, and its algorithms are solely dependent on hardware that is not transferable to alternative micro-architectures.

In [Liu et al., 2006] the authors detail another TLS based compiler known as POSH. This compiler embeds a significant amount of TLS instruction into the original binary code. Each TLS instruction is analysed further (the refinement stage), then the POSH compiler decides which TLS instruction is executed from the binary code. The POSH compiler profiles data to eliminate non-beneficial data and value prediction, see Section 3.4.6 - to determine possible speculative thread data. However, POSH is system specific and makes multiple assumptions of target hardware such as enforcement of dependency policy between tasks, yet POSH does not assume any specialist hardware to support transfer of data passed between registers, whereby that all data transactions are communicated through memory. The compiler also requires hardware to resolve dependency violations through memory squash and restart tasks accordingly.

Here, the compiler (POSH) spawns and commits instructions but hardware takes a considerable amount of responsibility for data dependency resolution. The results from their research show a cumulative growth in all
benchmarks, but it only seems natural progression such that the number of instructions increases, so will the number of commit instructions (completion of task). Therefore, POSH only scales logarithmically, which results in a deterministic growth as their results indicate. Their research does not indicate hardware overheads and performance impacts. Speed-up was calculated based on number of instructions over processors but how their research is applicable to multi-node CMP units is yet to be determined and in order to use the POSH compiler, TLS hardware is required which is unavailable for research or commercial use.

Wu et al [Wu et al., 2004] explored the open research compiler (ORC); the authors’ work introduced compiler functional features and its internal workings. ORC is designed to work with popular front-end languages such as GNU C, FORTRAN and OpenMP. An addition to the compiler’s traditional feature set was the use of control and data speculation support – see Section 3.4.6. Speculation improves instruction level parallelism (ILP) for conventional symmetrical CMPs with or without TLS-hardware support [Mahlke et al., 1992]. ORC was designed to match conventional architecture (i.e. Intel) specifications and includes the use of the Open64 platform [Lin et al., 2004]. The report gave no indication of whether the compiler is portable to many NUMA and/or non-NUMA platforms and lacked a clear explanation or demonstration of the compiler’s capabilities in a multicore system. Whether ORC is a commercially viable and stable platform has yet to be determined. However, this research has potential and has been used extensively within the academic community [Du et al., 2004].

Another intuitive proposal by [Ro and Gaudiot, 2005] was inspired by the work of [Rabbah et al., 2004]. The proposal by [Ro and Gaudiot, 2005] describes SPEAR – speculative pre-execution assisted by compiler, and focuses in particular, on the issue queue that is utilised in superscalar architectures. The queue broadcasts (issues) operations (instructions) and the activated (selected) instructions are executed. Typically, an issue queue is a centralised
structure, and a large queue results in high hardware complexity that, ultimately, reduces the operating clock rate. To mitigate this, the paper implements the SPEAR compiler [Rabbah et al., 2004], which more effectively controls the issue queue. Despite performance gains, such an implementation requires hardware changes, more specifically circuit design changes, to achieve for non-speculative execution. Furthermore, the applicability of the design to current CMPs remains unknown. Hence, while it is promising, the viability of the design is unclear and of little use for the commercially dominant conventional CMPs.

In [Dou and Cintra, 2007] the authors give a detailed analysis of speculative parallelisation using a TLS compiler. Speculation overhead and scheduling restrictions, including cost performance models of execution timings are outlined, yet it is not clear whether the approach is applicable to conventional CMPs.

To date, compilers have been extensively modified to derive TLS compilers for process automation. Crucially, TLS compilers convey data between speculative threads, that is to say they are enhancing and optimisation compilers that exhibit TLS-type detection and execution. For examples, see [Li et al., 2005, Wu et al., 2004].

Studies by [Steffan et al., 2002, Zhai et al., 2002] explores optimisation of scalar value communication through synchronisation and the subsequent value forwarding (i.e. critical forwarding path). The compiler initiates the TLS procedure when a data dependency occurs through inter-thread communication. Initially loops were profiled to determine possible speculative regions. Once speculative regions were identified, TLS codes were inserted (synchronisation and value forwarding). TLS codes were shown to also interact with the underlying TLS hardware. Finally, the compiler regenerated the binary with the optimisations using GCC into MIPS binary. The authors concentrated on loops and the compilers use of a forwarding frame.\textsuperscript{6} It is

\textsuperscript{6}A forwarding frame is the allocated memory within a stack that supports the commu-
similar to the synchronising scoreboard (SS [Krishnan and Torrellas, 1999b]).

In addition, the compiler inserts synchronisation atomic commands (wait and signal) that are masked as gateway commands. This complicates the code. The authors applied their optimisations to the SUIF compiler [Wilson et al., 1994] but it is not clear whether the optimisation would be workable for other TLS compilers. A similar study by [Zhai et al., 2004] also optimises compilers. Here, instead of scalar communication, the authors, elaborating on their previous work [Zhai et al., 2002], encapsulated memory-resident values. Once again, synchronisation atomic commands and a forwarding frame were used. However, TLS codes were applied to real memory addresses of scalar values, allowing a higher level of parallelism without degrading the overall performance as TLS was applied to actually memory addresses.

3.4.6 Speculation Types and Predication Techniques

This section will explore the use of speculation and predication techniques. There are four main types of speculation, namely data value speculation (DVS), control speculation (CS), data dependence speculation (DDS) and software-only speculation [Fu et al., 1998]. Earlier studies embedded speculation into the hardware [Marcuello et al., 1998, Sohi and Roth, 2001, Krishnan and Torrellas, 1998], from a practical perspective; this type of hardware use increases circuit complexity and cost.

Although early studies extensively used hardware TLS implementations – see Section 3.4.4, DVS is still commonly used to improve the performance of a program [Steffan et al., 2002] by speculating a predicated value for inter-thread communication. This is only applicable when a thread may consume a variable that has a potential dependency trait. Using a predicted value rather than an actual value, the consumer thread can continue its execution [Rul et al., 2007]. Before committing, the consumer thread compares its results with predicted values. If the predicted value was incorrect, a violation results,
the consumer thread is squashed and restarted using the correct value.

Software value prediction (i.e. DVS) is explored by [Li et al., 2005]. The approach described yields value prediction compilation without hardware support. This was achieved by determining critical values. Once values were determined, the TLS codes were inserted (predictors) and speculative regions highlighted, similarly to the work described by [Zhai et al., 2002, Zhai et al., 2004]. There was reliance on speculative processors and speculative-type compilers (ORC [Wu et al., 2004]). While the results are promising and there are performance gains, such an implementation still requires a certain degree of speculation hardware support. Thus, further research is required to determine whether such a design is practical on non-speculative CMP hardware.

Prefetching strategies used for pre-computation are examined by [Rabbah et al., 2004]. DVS was used for prefetching data and the study presents detailed analysis of the implemented algorithms. The effects of excessive rollback of threads were not examined. This means that ameliorating parallelism through data prefetching could only achieve limited parallelism due to the increase of data and memory traffic.

Research by [Tubella and Gonzalez, 1998, Marcuello et al., 1998] examined CS that potentially increases parallelism through branch prediction techniques. This is considered to be the most widely studied CS. CS monitors the control flow of an application and attempts to accurately predict the future path of the program. The technique is well suited to loops, that is, iterations and the execution of the loops. However, CS is also widely used in non-multithreaded architectures, albeit it has not seen a wide adoption in multithreaded and multicore processors. The authors presented details of the application of CS to multithreaded processors. However, CS relies upon the compiler to accurately locate the loop and transform each loop with CS codes.

The use of their compiler on a four-context multithreaded processor with
concurrent threads is demonstrated. Unfortunately, the way data dependen-
cies occur within the loops, particularly if multiple threads are concurrently 
executing, was not demonstrated in either article. Moreover, there was no 
clear indication how multiple threads (CS loops) are managed should a de-
pendency occur. Hence, the approach works well, but only when loops do not 
have data dependencies. The scheme does not require specialist TLS hard-
ware even though the authors implement a current loop stack (CLS) that 
stores the current and predicted pointers to branches within the loops, which 
could be a pure software approach or a hardware mechanism. To summarise, 
the authors presented a unique CS-compiler based approach. However, for 
modern code patterns containing simple and/or complex dependencies, the 
approach is not applicable, partly because current multicore processors do 
not have the additional logic required for CS.

DDS refers to techniques that execute parts of code, exclusive of a com-
prehensive knowledge of data dependencies. Dependencies are typically iden-
tified in both compiler and hardware; in particular [Marcuello et al., 1998] 
attempted to extend DDS and used them together to speculate on depen-
dences through memory. Memory references for which effective addresses 
have not been calculated or are unknown are referred to as ambiguous ref-
ences. They introduced a novel architecture, the dependence speculative 
multithread architecture (DeSM), which attempts to predict inter-thread de-
pendences when they are unknown for both register and memory dependen-
cies. It is currently unknown how well the DeSM is able to cope on a true 
multicore processor, without any DeSM logic support.

3.5 Summary

This chapter has provided a background to TLS, that has existed for many 
years, in many different schemes and implementations that share a com-
mon theme of resolving dependencies. The use of TLS compilers and TLS
hardware has predominated prior research. Whether bespoke and specialist CMP or general purpose CMP was used, most research was conducted on symmetrical CMPs (with or without TLS hardware support). There has been no reported research that uses asymmetrical hardware for TLS or for implementations that resemble the TLS philosophy. As industry is moving towards energy-efficient processors and minimising their use of hardware that requires complex speculative support [Park et al., 2003, Kahle et al., 2005], it is placing more cores onto a single chip processor, emphasising power-saving logic without compromising on performance. TLS hardware has become less popular on conventional processors. It is believed that a lightweight speculation or TLS derivative schemes must be derived from software that works with generic hardware support.

The use of CMPs without TLS hardware (exploitation of on-chip hardware) has been reported. However, conventional CMPs do not support TLS hardware albeit that they provide some form of speculation [Kahle et al., 2005]. TLS processors that do implement deep speculation attempt to increase the number of transactions to cover memory latencies. An important observation is that speculative execution is inefficient. This inefficiency is due to the extra computation needed to preserve correct speculation. This, in turn, is proportional to the extra dynamic power needed because of the poor use of available conventional hardware support. As discussed in Section 3.4.4, such hardware requires the use of additional hardware and can be expensive and also increases power consumption. Current processor designers are more energy conscious and modern processors aim to use less power than their predecessors, yet have high compute-throughput with a significant reliance on software optimisation techniques [Shen and Lipasti, 2006].

As traditional cache-based memory hierarchies require data cache access, this creates a significant burden on the design [Zheng et al., 2011]. Data cache-hit and cache-miss detection embedded in the time-critical path requires page translation. This means that tag array contents must be com-
pared, to determine a cache hit. Attempting to overcome cache hit and miss, speculation is used together with an application program. This chapter has explored speculation techniques including hardware-based speculation, which increases complexity and dynamic power dissipation and requires many timing critical paths throughout the circuitry design. Speculation also impacts operation latency, circuit timing and design complexity and confounds data cache behaviour and code generation in the compiler. Finally, this chapter has introduced elementary terminology of the Cell Broadband Engine processor. Chapter 4 introduces the Cell processor and its use with software support to create a dynamic recovery system (DRS), which follows a very similar approach to TLS; however, the DVS is encapsulated in the Lyuba framework. The framework underlying philosophy is based on TLS when data recovery is initiated.
Chapter 4

Computer Architecture and the IBM Cell Broadband Engine

After describing thread-level speculation (TLS) in the previous chapter, this chapter will investigate the Cell Broadband Engine (BE) processor and highlighting the significant differences between a Cell processor and the conventional architecture of a chip multicore processor (CMP). However, this chapter will not focus on speculative processors, as these CMPs are not available for this study and are beyond scope for this chapter (see Chapter 3 for a brief overview of past TLS research based on speculative hardware).

After reviewing the Cell BE, the following chapter will delve into the experimental framework designed for the Cell processor. Section 4.5 gives a brief overview of the Cell processor considering the components of the Cell BE chip that are directly relevant to this study. Information on the other components of the Cell chip can be found in the referenced material. Previous research has focused on extracting parallelism from a higher level such as data- and thread-level parallelism.

This chapter will focus on the fundamental primitives of parallelism followed by a summary of Amdahl’s Law and then a brief overview of synchronisation, an outline of symmetric and asymmetric architecture and finally
the IBM Cell processor itself.

The history of microprocessor architecture has been one of making use of an ever-increasing number of transistors to provide higher levels of performance. Microprocessor architectures including both symmetric and asymmetric multicore processors have been established for a considerable amount of time and now dominate most desktop and server environments.

Current symmetric multicore processors encompass a typical homogeneous design where all traditional processor elements (PEs) are coupled together on the same silicon chip (SoC\(^1\)). These conventional CMPs are now increasingly facing performance limits such as memory latency, bandwidth and power constraints. Moreover, increasing the processors frequencies (clock rates) and deepening pipelines have shown diminishing results [Oracle, 2005, Laudon and Spracklen, 2007]. The other side of this architecture spectrum is asymmetrical multiprocessors such as the IBM Cell processor – see Section 4.4. The IBM Cell design implements many simpler cores that inherently provide high parallel performance as opposed to complex cores that provide a respectable serial performance.

In [Balakrishnan et al., 2005] the authors conclude that the performance of a symmetric CMP is beneficial regardless of whether the applications have parallel or serial regions of code. Moreover, the authors state that high-performance cores are still required, which could further increase the speed-up of both parallel and serial code. The popularity of symmetric homogeneous processors remains due to time-to-market pressures so reusing hardware designs allows non-recurring engineering costs; so simplifying an already complex design and programming for a symmetric processor is typically easier than an asymmetric processor such that all cores on a symmetric CMP are identical [Halfhill, 2007].

Both symmetric and asymmetric processors are going through dramatic changes by extracting more performance from each complex and power-

\(^1\)System-on-chip.
hungry core, which has become a difficult proposition. However, incorporating multiple cores on a silicon die is relatively modest due to the continuing advances in process technology, therefore major microprocessor vendors are marketing multicore (CMPs) with two, eight and more cores; such microprocessors allow and support many threads executing simultaneously [Cho et al., 2008]. Clearly, packaging additional transistor counts within a processor core no longer increases performance; hence multiple cores are packaged into a single processor causing a dramatic increase in performance [Guccione, 2008].

4.1 Instruction-Level, Data-Level and Thread-Level Parallelism

This section will briefly explore the basic building blocks of parallelism, starting with instruction-level parallelism (ILP) [Laudon and Spracklen, 2007]. ILP is the lowest level to achieve parallelism by issuing multiple instructions per clock cycle [Lo et al., 1997]. The ILP technique has been widely researched [Hennessy and Patterson, 2007], with ILP being the primitive instruction issuing mechanism in superscalar processors. With ILP, there are known hazards that prevent an instruction in the instruction stream from executing.

Table 3.2 identifies the three fundamental hazards that are fully described in [Zaharieva-Stoyanova and Jantschii, 2003]. Both structural and control hazards are recovered in hardware and are typically not visible to programmers, but a data hazard is visible to the application layer. A great deal of research continues to investigate this particular area. By focusing on techniques such as speculation to overcome data hazards, many proposals have been introduced including speculative processors (see Section 3.4.4). Control hazards can cause a significant loss in performance. Moreover many schemes have been proposed from freezing or flushing the pipeline, to delay the branch
process [Hennessy and Patterson, 2007].

The data-level parallelism (DLP) [Pericas, 2003] paradigm uses vector instructions (vectorisation techniques) to concurrently execute a single instruction as multiple instances. Such a technique can produce a large amount of parallelism for many consecutive cycles [Espasa and Valero, 1997]. Another form of parallelism is thread-level parallelism (TLP), which is considerably more visible than ILP to a programmer. A programmer is able to create, control and destroy threads in TLP, while ILP is completely controlled within the CPU hardware. A thread is a unit of work with its own instructions and data. ILP exploits implicit parallel operations: it explicitly exploits multiple threads of execution that are intrinsically parallel.

TLP has been widely exploited, and its application to multiprocessors has been widely researched [Hennessy and Patterson, 2007]. The Cell architecture exploits ILP with scheduled power-aware multi-issue microarchitecture [Gschwind, 2007], and simultaneously the architecture supports the scheduling of parallelism between multiple execution units, which naturally allows dual instruction issue for both types of processing cores.

A detailed review of the above three forms of parallelism is beyond the scope of this study. However, most of the work on TLP has so far been applied to symmetric multiprocessors (SMPs); this study will extend TLP to an asymmetric multicore processor. The critical importance of TLP is to allow multiple threads of execution to exist and share functional units of a single processor. This form of sharing is similar to that of hardware independent pipeline overlapping [Hennessy and Patterson, 2007].

With ILP reducing memory latency by concurrently servicing multiple outstanding cache misses. However, when clusters of cache misses occur, this results in the CPU to reload those caches effected by cache miss by a sequence of memory accesses. This increases the memory latency and can potentially halt program execution on the processor until the cache has the correct data.
To reduce this limitation, the Cell cores support a stall-on-policy that allows applications to initiate multiple data cache reload operations through the use of simple deterministic scheduling rules such as overlapping memory accesses precipitately of data use. A new form of parallelism has been integrated into the Cell architecture, known as compute-transfer parallelism (CTP).

CTP exploits available memory bandwidth more efficiently by decoupling and parallelising data transfer and processing. CTP considers data movement as an unequivocally scheduled operation controlled by the program to improve data delivery frequency [Gschwind et al., 2007]. Furthermore, CTP independently sequences and targets block transfers of up to 16 KB compared to software-directed data prefetch that is only able to access small amounts of data per prefetch request. This study will focus on threads of execution and more specifically communication between threads on hardware.

4.2 Automating and Manual Parallelism

Section 4.1 briefly outlined different forms of parallelism mechanisms. The ability to automate this process is considerably more desirable and removes the burden of parallelising applications. However, to apply automation, the application itself must have the following three characteristics before automation can be easily parallellised: regular data access, few unpredictable branches in the instruction stream and comparatively independent tasks or phases (such as database applications). Such automation is encompassed within a compiler.

Applications such as dense matrix (floating point) applications tend to have a large degree independent processing and are suitable for automated parallelisation. It must be noted that the automation of parallelisation (within a compiler) is more suited to an application in which the write accesses to data form some sort of pattern. This pattern could naturally exist
or can be made such that the application can be distributed over independent memory locations [Prabhu, 2005].

There are a considerable number of applications that are difficult to parallelise such that a pattern does not present itself in the program structure. This is typically caused by applications with irregular control flow and complex data access. Furthermore, unpredictable data access with dependent variables (dependencies) and branching, such as integer applications, are clearly not suitable for automated parallelisation. Therefore such applications with limited parallelism were implemented using data structures and algorithms that obscured inherent parallelism. The approach that a programmer chooses and the use of algorithms with low TLP can obscure attainable parallelism, in particular the use of recursion and iteration. Iterative loops such as For loops tend to exhibit control flow and data parallelism with each iteration.

All but the final iteration will occur regardless of the task being processed by the previous iteration. This entails the computation generally remaining independent between iterations. Conversely, recursion simplifies programming whereby control flow and data dependency depends on the results from the computation in the previous portion of the recursion, which is inherently difficult to predict and parallelise.

Applications with obscured parallelism have often been implemented on a uniprocessor platform. Applications targeting uniprocessors were able to frequently reuse variables; for example, applications implementing a stack-based algorithm with small working sets typically yields good data locality. Therefore, a programmer who attempts to extract parallelism from an application that is not inherently parallelisable must either implement a framework or redesign the algorithm to achieve parallelism. Furthermore, microprocessors that are multicore in design require algorithms to be designed to harness the increased computing resource even if this produces slightly less efficient and/or more complex code.
4.3 Microprocessor Architecture

It is well known that microprocessor designers can no longer just rely on higher clock rates, deeper pipelines or instruction-level parallelism (ILP) for meaningful performance gains [Claydon, 2007].

The need for energy efficient processors that operate with a low thermal envelope dissipated of a uniprocessor has continued to be a primary factor in the design and development of a microprocessor. Conversely, the impact performance imposed by memory latency and bandwidth, power and increase in chip size have resulted in diminished returns from increased processor frequencies achieved, by reducing the amount of work per cycle while increasing pipeline depth. Microprocessor development and fabrication must take into account the memory wall [Wulf and McKee, 1995] whereby latencies between memory and higher processor frequencies are increasing and the latency is becoming a definite limiter. For example, a multi-GHz processor is measured in the hundreds of cycles, combined with symmetric architecture with shared memory and main memory, effects the latency that can tend towards thousand processor cycles (or more).

Current and past research has a tendency to deploy frameworks on commercial and/or commodity multicore or symmetrical processors with conventional sequential programming semantics that sustain only a limited number of concurrent memory transactions.

In a sequential model, the assumption is that each instruction is completed before execution of the next instruction per thread. If data or instruction fetch issues are missed in the caches this would impact and result in access to main memory.

When TLS is incorporated into the runtime execution and some schemes requiring hardware support to maintain a speculative state can exacerbates power consumption, increased heat dissipation and resource utilisation. Moreover, a non-speculative state has to be maintained in order to safely continue processing. Dependencies occurring from any previous states that are missed
in caches require an even deeper speculation which results in significant over-
heads [Kahle et al., 2005]; overheads include state administration, recovery
and the probability of useful work that is speculated decreases rapidly as
processing time continues.

The IBM Cell architecture aims to improve the effective memory band-
width achievable by improving the degree to which software can tolerate
memory latency [Flachs et al., 2007]. Memory bandwidth limitations are
latency-induced, and increasing memory bandwidth at the expensive of mem-
ory latency can be counter-productive. Therefore, microprocessor design-
ers must recalculate and design the organisation of a processor that allows
an increased memory bandwidth that effectively allows increased number of
memory transactions in flight to reduce the memory wall effect [Kahle et al.,
2005].

An associated factor to microprocessor design is power density in CMOS
processors which has steadily increased and is proportional to processor fre-
cquency; moreover dual issue pipelines can sustain large number of instruc-
tions per cycle. However, processor frequency cannot fully be realised due to
increased pipeline depth and power limitations, which equates to execution
latency that may degrade performance. This is accompanied by an increase
of data content which requires a large amount of processing, and so micro-
processor designers clearly needed to rethink an alternative architecture to
meet the demand of this increased computation requirement, hence multicore
came into the mainstream [Gorder, 2007].

Microprocessors are unable to achieve their potential if there is not a
constant data stream of work in the form of computer instructions. Anything
that interrupts the flow of instructions to the microprocessor undermines
the power of the processor [Stallings, 2009]. Microprocessor architects have
developed many techniques to assist instruction processing, such as branch
prediction, data flow analysis and speculative execution. Such sophisticated
techniques are made necessary by the sheer power of the processor, and
these techniques attempt to assist the exploitation of the raw speed of the processor.

An important aspect in the understanding of resource availability for software engineering is the architectural composition of the target hardware, the IBM Cell. The Cell was developed using the state-of-the-art 90-nm process with silicon-on-transistor (SOI), low-k dielectrics and copper interconnects [Yang et al., 2004]. The microarchitecture incorporated many flexible elements such as reprogrammable and reconfigurable synergistic processors and/or input/output (I/O) elements that support many system configurations with one high-volume chip [Gorder, 2007].

Multicore processors are not a new concept but have existed in the academic field, in particular in the scientific environment [Geer, 2005]. Compared to a uniprocessor, a multicore processor allows multiple tasks to operate in true concurrency. However, the complexity of an individual core depends on the chip manufacture. The composition of processor interconnections and architectures is well established from symmetrical multiprocessor (SMP) to chip multicore processors (CMPs), but memory access from internal and external forces remains an important issue, and more specifically, the way programs can make effective use of available computing resources while trying to ensure that memory use remains optimum from a programmer’s perspective is a particularly important issue.

Chip designers continue to improve capabilities and features and to increase the number of physical cores on a single processor; however, limitations still exist which include increasing the issue rates of a processor, which requires an increase of fetch instructions for data from memory. Moreover, the fetch access per cycle and branches per cycle need to increase. Further increases in the complexity of hardware could adversely reduce the maximum clock rate. Another key criteria is the power issue [Pedram, 1996] such that increasing the complexity of the circuitry and increasing the logic set would directly affect power consumption, which is a function of both static power
(power growing proportionally to the transistor count) and dynamic power (product of the number of transistors switching between states and the rate at with the switch occurs) [Hennessy and Patterson, 2007].

Increasing the efficiency by extracting a greater degree of parallelism is limited by power, and such a constraint has been considered and it is widely accepted that modern microprocessors are primarily power limited. As stated in Section 3.5, speculation does provide additional assistance and support for parallelism but the inefficiency of speculation overheads and the power issue from speculation support has resulted in limited or no support for, and integration of, speculative mechanisms in commercial multicore processors.

The performance between the processor and system memory has grown [Mahapatra and Venkatrao, 1999]. However, the emergence of compiler technologies attempt to enhance performance using instruction scheduling by exploiting pipelined architectures and handling register allocation to reduce the impact of processor-memory differences, and optimisations is beyond the scope of this thesis, but these topics are more fully described in [Hennessy and Patterson, 2007] and [Pas, 2002].

The next subsection will briefly explore Amdahl’s law and its application to modern programming paradigms and processors and whether its application is still relevant (including applicable to asymmetric architecture).

\[ S(p) = \frac{1}{s + (1 - s)/p} \]  

(4.1)

### 4.3.1 Amdahl’s Law

The application of Amdahl’s law (see Equation 4.1) is widely cited, in fact Amdahl’s law has become one of few laws in computer science concerning the percentage of a serial processing relative to the overall program execution time using a single processor.

In Equation 4.1, \( s \) represents the serial fraction and \( 1 - s \) represents the fraction of the application that can be parallelised. With \( P \) representing the
number of processors used to achieve the greatest speedup.

The law is independent of the number of processors available in the system [Shi, 1996]. Amdahl’s law states that the attainable speed-up of a parallel algorithm is constrained by the percentage of the algorithm that is performed sequentially.

In [Koivisto, 2005], the authors attempt to apply the law to multicore processors and their article attempts to outline potential parallelism or using an assumption that no natural parallelism exists. Therefore, eliminating internal dependencies that typically exist in most algorithms potentially creates parallelism. In some cases, the original algorithm is parsed and transformed into a new algorithm to satisfy parallelism prerequisites [Trinder et al., 1993].

The principal use of Amdahl’s law is to show the potential speed-up from a design perspective, equating to potential performance increase. If the speculative speed-up value is attainable and significant in value, then the algorithm should be considered for parallelism. However, measuring the performance (speed-up) is more complex for multicore architectures. The original incarnation of the law did not consider a finite number of processors, so an infinite number of processors can be used (the $N$ argument in the speed-up equation [see above] is independent of the architecture). Furthermore [Koivisto, 2005] states,

\[
\text{sequential performance has been historically easier to predict by examining code execution profiles, or timing code embedded for each execution unit.}
\]

Clearly, sequential code is considerably easier to analyse. However, when code exhibits dependencies, the analysis is complicated. An important criterion is that Amdahl’s law considers code that is naturally parallelisable and does not take into account factors such as synchronisation and message passing.

Moreover, measuring and predicating the execution times for these factors is particularly difficult. This law has been applied in nearly every research
study in the previous chapter. The law itself has become quite adaptable to symmetrical homogeneous processors. However, as stated earlier, Amdahl’s law does not take into account the factors, which are significant for asymmetric architecture. Some research has been undertaken to apply the law to asymmetric heterogeneous processors [Moncrieff et al., 1996, Paul and Meyer, 2007, Hill and Marty, 2008].

In [Paul and Meyer, 2007] the authors give an excellent discussion and emphase that Amdahl’s law is based upon two assumptions – boundlessness and homogeneity; hence Amdahl’s law could fail to be applicable to a single chip heterogeneous processor. Due to these limitations, [Paul and Meyer, 2007] states

improvements are presumed to be isolated from one another.

However, when resources must be viewed as a trade-off within a bounded (finite) space, this assumption no longer holds.

This research study concurs with the analysis from [Paul and Meyer, 2007]. The Amdahl’s law equation is too simple and does not take into account significant factors such as synchronisation and message passing, which are critical to any parallel execution. Ignoring these factors can hinder performance for an optimal designed algorithm for both symmetric and asymmetric microarchitectures. Amdahl’s law highlights the upper bound of achievable speed-up but in reality a much lower speed-up is achieved (and in some cases no speed-up is achieved).

4.4 Synchronisation

This section will briefly outline the importance and application of synchronisation. This subsection supports the conclusion of the previous subsection and highlights the significance of synchronisation that a future speed-up equation must take into consideration. Parallelising an existing or new algorithm that must execute concurrently on CMP will inherently require some
type of synchronisation to control the relative order of thread execution and manage shared data [Roberts and Ahkter, 2006]. A significant amount of research has been conducted in regards to synchronisation [Cintra et al., 2000].

Common synchronisation primitives include mutual exclusion (mutex), semaphores, conditions and signals. This section will only investigate both mutual and condition synchronisations and will refer the reader to Section 4.5.7 for signals. Mutual exclusion is the process of protecting shared data multiple accesses by multiple threads. The use of mutexes helps to preserve data correctness and the integrity of the concurrent system [Butenhof, 1997]. The other cases are the condition primitives, which are used to communicate the condition of a particular state or region of data to other condition variables.

An example of such use is to signal a thread whether it can continue or must halt execution, depending on the signal type. This brief encounter with synchronisation is extremely vital to ensure that concurrent and halted threads are able to manipulate data correctly, preserving data and system integrity. Synchronisation is also embedded into speculative systems – see Section 4.4.

Table 4.1: Cell processor architecture overview.

<table>
<thead>
<tr>
<th>Specification</th>
<th>Clock Rate</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Running speed</td>
<td>4 GHz+</td>
<td></td>
</tr>
<tr>
<td>Memory bandwidth</td>
<td></td>
<td>25.6 GB/s</td>
</tr>
<tr>
<td>I/O bandwidth</td>
<td></td>
<td>78.6 GB/s</td>
</tr>
<tr>
<td>Single precision</td>
<td>4 GHz</td>
<td>256 GFLOPS</td>
</tr>
<tr>
<td>Double precision</td>
<td>4 GHz</td>
<td>25 GFLOPS</td>
</tr>
<tr>
<td>Transistors</td>
<td></td>
<td>235 Million</td>
</tr>
</tbody>
</table>

63
4.5 IBM Cell Broadband Engine

This section will investigate a subset of the Cell BE hardware components that are relevant to this study. Table 4.1 shows a brief specification of the Cell processor, but for a detailed analysis, see [Kahle et al., 2005, Shimpi, 2005, Blachford, 2005, Takahashi et al., 2005, Gschwind et al., 2006, Gschwind, 2006, Chen et al., 2005, Gschwind et al., 2007].

The IBM Cell Broadband Engine (CBE) is a heterogeneous multicore processor designed by IBM. The Cell architecture exploits multiple levels of system parallelism including IPL, TLP, DLP and compute-transfer parallelism (CTP). The fundamental characteristic that separates a Cell CMP from a conventional CMP\(^2\) is the physical components, programmability and an asymmetric architecture [Kahle et al., 2005]. IBM collaborated with SCEI (Sony Computer Entertainment Incorporated) group and Toshiba, forming an alliance known as the STI\(^3\) group. STI is responsible for the content, development and manufacturing of the Cell processor [Kahle et al., 2005]. The Cell BE processor was originally designed for media applications such as gaming, image processing, hi-definition television and computation-intensive applications [Srinivasan et al., 2005].

Interestingly, the unique characteristic of the Cell processor is the architectural composition of an SMT PowerPC core known as the PowerPC element (PPE), which is a modified general-purpose processor with eight\(^4\) vector processor elements known as the synergistic processor element (SPE\(^5\)). SPEs are designed to handle computationally intensive tasks with both types of processor executing in-order instructions. Moreover, the SPEs are independent processors, each running an independent application thread. Both

---

\(^2\)Intel Multicore Processor.

\(^3\)SCEI-Toshiba-IBM.

\(^4\)Typically eight SPEs are found on the first- and second-generation Cell processors. The processor in the Playstation 3© has six SPEs due to manufacturing yield and one SPE is utilised by the Sony operating system.

\(^5\)Also referred as the Synergistic Processing Unit (SPU).
processor core types share access to a common address space such as main memory and visibility of each others processor resources through direct memory addresses. Resources such as local store’s, control registers and I/O devices. Moreover, the Cell architecture ensures data type compatibility across all processor elements, ensuring that operation semantics are respected to allow efficient communication of shared data types.

With high performance computing (HPC) processing exponential amounts of data in a manner that can be partitioned to enable parallel execution with a greater focus on throughput than general-purpose threads with complex branching schemes, the Cell processor fits into such an HPC environment. Having multiple lightweight threads and optimised software pipelines present both in media-rich and scientific applications allows improved and effective hardware utilisation. Moreover, such software design characteristics allow improved memory and bandwidth and utilisation compared to commodity memory systems. Interestingly, software that executes on processors that are typically designed to accelerate a single thread of execution by taking advantage of ILP, however, are less able to derive benefit from the new memory systems [Flachs et al., 2007].

A principal limiter to processor performance is memory latency whereby modern processors can typically lose up to 4000 instruction slots while waiting for data from main memory. Past designs attempted to reduce the wait cycle by increasing on-chip caches and reorder buffers that reduce the average latency, also maintaining instruction throughput while waiting for data from cache misses. Large caches are able to deliver high hit rates on large data structures, but the footprint of large on-chip caches consume large amounts of area that could be utilised for computational elements, and the reuse rate for much of the data is low. When a cache miss occurs, the processing can continue through branch predication to fill a reorder buffer but they are difficult to construct if they are to be large enough to continue through a main memory access [Flachs et al., 2007].
As processor performance becomes power limited, leakage current becomes an important performance issue. Performance per transistor is the principal motivation for heterogeneity, with each transistor now being only a few atomic levels thick and the channels being extremely narrow. These features improve transistor performance and increase transistor density, but they tend to also increase leakage current, which is proportional to the area of the processor. Vendors are continuing to try to extract more performance per transistor, but since the performance efficiency of caches and reorder buffers diminishes as the size increases, another approach is necessary.

The Cell presents unique communication mechanisms (element interface bus [EIB] and the memory flow controller [MFC]) as well as asymmetric design. Importantly, the Cell BE supports many system configurations within a single Cell BE chip. The principal goal that the Cell BE embodied was to improve the following factors: increase performance by reducing memory latency, increase bandwidth, improve efficiency of power use and function at lower operating temperatures [Kahle et al., 2005].

A design principle of the Cell processor was to enable it to run at high frequency with modest pipeline depths and to limit mechanisms such as register renaming and to have highly accurate branch predictors that are typically accommodated in conventional multicore processors. Reducing such mechanisms reduces architectural complexity where feasible, subject to latencies from basic resource decisions such as the large register file (2 KB) and a large local store (256 KB). All data transfers placed on the Cell’s bus (EIB) are quadword aligned, thus eliminating complex data alignment execution that is typically associated with scalar data access simultaneously reducing the number of cycles needed to calculate the memory address of both data and instructions. For optimal data transfers, all data is aligned at 16 bytes, which can only be specified through software.

Current CMPs have hit many performance barriers such as memory latency and reduced memory bandwidth [Wulf and McKee, 1995], with sym-
metric shared memory processors exhibiting latencies near to that of a thousand processor cycles [Drepper, 2007] with frequency scaling diminishing and deeper pipelines being exhausted. The Cell BE has been designed to alleviate these problems and as a result the design of its CMP does not resemble or reflect current conventional CMPs.

Figure 4.1: Cell Broadband Engine block diagram [IBM, 2007a, IBM, 1994]. Note: The EIB consists of four 16-byte-wide data rings: two running clockwise. Each ring potentially allows up to three concurrent data transfers, provided their paths do not overlap [Scarpino, 2008].

The Cell’s design reduces control logic and circuit complexity and increases power efficiency [Blachford, 2005, Takahashi et al., 2005]. Figure 4.1 shows a block diagram that highlights the principal components that form
the Cell processor: the PowerPC processor element (PPE), eight synergistic processor elements (SPEs), the element interconnect bus (EIB), the memory interface controller (MIC) and the I/O interface.

The internal communication mechanisms allow the PPE to communicate with the SPEs through privileged-state and problem-state memory-mapped input/output (MMIO) registers supported by the memory flow controller (MFC) for each SPE. The Cell supports additional mechanisms for internal communication such as mailboxes, signal notification registers and direct memory access (DMA) [Bai et al., 2008].

Both PPE and SPEs share address translation and virtualisation memory architecture to support dynamic system partitioning. Moreover, the processors share system page tables and system functions such as interrupt management and data type and operation semantics to allow efficient data sharing among the processor elements to sustain data type compatibility. Moreover, it avoids duplicating capabilities across all execution contexts, hence using resources more efficiently.

Table 4.2: PowerPC Standard Version 2.02.

<table>
<thead>
<tr>
<th>Specification</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit and 64-bit modes of operations - big-endian</td>
<td></td>
</tr>
<tr>
<td>Segments and pages allocated in virtual memory</td>
<td></td>
</tr>
<tr>
<td>64-bit effective address (EA) wide</td>
<td></td>
</tr>
<tr>
<td>32-bit instructions and word-aligned</td>
<td></td>
</tr>
<tr>
<td>64-bit wide registers</td>
<td></td>
</tr>
<tr>
<td>32x 64-bit general-purpose registers (GPRs)</td>
<td></td>
</tr>
<tr>
<td>32x 64-bit floating-point registers (FPRs)</td>
<td></td>
</tr>
</tbody>
</table>

4.5.1 PowerPC Processor Element

A clear distinction must be made between the following two terms: PowerPC element (PPE) and PowerPC. PowerPC refers to the microprocessor architec-
ture and not to a specific processor (IBM, 1994). The PowerPC architecture defines standards that depict the characteristics that all PowerPC systems must adhere to — see Table 4.2, which lists a few of these requirements. The PPE is a dual-threaded (two concurrent hardware threads), 64-bit RISC general-purpose processor that conforms to the PowerPC Architecture version 2.02 [Frey, 2005, Gschwind, 2007], and the PPE delivers system-wide services, such as virtual memory management, exception handling, thread scheduling and other operating system services.

Furthermore, the PPE exhibits traditional processor characteristics such as a memory subsystem with separate L1 instruction and data caches (32-Kbyte each) and a unified 512-Kbyte L2 cache. The PPE is responsible for the main execution thread (main thread) and for managing the synergistic processor elements (SPEs). The additional coprocessors (SPEs) perform specialised execution which accelerates the overall execution of a program or task; for a more detailed analysis of the specification and standards, see [Frey, 2005, Scarpino, 2008].

Figure 4.2: PowerPC Processor Element Block Diagram. (A) illustrates a simple overview of an PPE. (B) shows the memory subsystems on the PPE.

---

6 Also referred as the PowerPC Processor Unit (PPU).
Figure 4.2 (A) shows a simple overview of a PPE that encompasses all the components such as the PPU and PPSS. The PPU of the PPE is responsible for all processing while the PPSS is responsible for data storage needed by the PPU. Figure 4.2 (B) depicts the PowerPC Processor Unit (PPU), which performs the instruction execution, also equipped with an L1 cache and data cache. In addition to the instruction execution, the PPU can load 32 bytes and store 16 bytes, independently and memory coherently per processor cycle [Johns and Brokenshire, 2007].

Conventional x86 CMPs also employ a standard cache hierarchy with a non-unified L1 cache. However, the key difference is the PPU PPSS memory subsystem and its relationship to the PPU [Scarpino, 2008; IBM, 2007a].

Software is utilised to partition and target general-purpose computing threads, operating system (OS) tasks and computational tasks to a processing core customised for that particular task. For example, the OS is executed on the PPE while computational tasks are mapped to the SPEs. Such differentiation allows multiple schemes whereby tasks are executed on either or both the PPE and SPE and optimised for their respective workloads, and this enables significant improvements in performance per transistor [Flachs et al., 2007].

4.5.2 Synergistic Processor Element

The SPE architecture reduces area and power while facilitating improved performance by requiring software to solve difficult scheduling problems, such as data fetch and branch prediction. Software solves these problems by including explicit data movement and branch prediction directives in the instruction stream. As the OS is not able to run on the SPE, it is optimised for user-mode execution. The Cell BE introduces the synergistic processor element (SPE) which delivers the majority of the Cell BE’s compute performance. The SPEs are accelerator cores implementing a novel, ubiquitously

---

7L1 cache represents the closest memory to the processor, Level 1 being the nearest.
data-parallel computing architecture based on the SIMD RISC system and explicit data transfer management.

An SPE is an autonomous processor element that stores its program and data into its associated local storage (LS) memory (see Section 4.5.3) and offers a new direction of parallelism by supporting autonomous compute and transfer threads within each SPE. Each SPE is fully integrated in the PowerPC architecture and shares virtual memory architecture coupled with a synergistic processor unit (SPU) and a synergistic memory flow controller (MFC).

Each SPE thread has the capability to execute independent compute and transfer sequences. The kernel/application layer interacts with an SPE thread that controls the entire SPE heterogeneous core. The SPE thread is created within the Cell SDK environment and allows the application to control the state of an SPE. The SPE threads are able to fetch their data from system memory by issuing DMA transfer commands independently [Gschwind et al., 2007].

However, an SPE has not been designed to run a complicated system such as an operating system. Therefore the SPE incorporates techniques that attempt to limit latency by using techniques such as software pipelining [Gschwind, 2007].

The hardware within an SPE is limited and cannot sufficiently execute tasks that require branching prediction or advanced caching, nor does an SPE have an out-order execution, separate fixed-point, floating-point or vector registers, but each SPE has a unified register file which is commonly found in traditional and conventional processing elements such as the PPE and PowerPC processors. Hence, as the SPE does not support the execution of a complete operating system, it therefore cannot allow a multithreaded environment and only has access to its own 256-KB local store (264 bytes via DMA). SPEs are efficient vector processing units which have been designed for accelerating numerical computation, predominantly optimised for
processing intensive application [Gschwind et al., 2007], more precisely

SPEs in the Cell BE have been designed to bear the computational workload of an application [IBM, 2007b].

The SPE architecture is based upon the pervasively data parallel computing (PDPC) model, whereby the processor architecture exploits the wide data paths such as scalar and data-parallel SIMD execution on these wide data paths. Furthermore, having wider data paths potentially eliminates a considerable number of hardware overheads such as additional issue slots, separate pipelines and complex scalar units [Gschwind, 2007].

Moreover, the wide data paths in the SPE accommodate instruction messages from memory to the execution units available on the SPE. The SPEs adapt additional logic circuitry, which enables efficient communication with other processor elements (PE) through an advanced proxy controller known as the memory flow controller (MFC) (see Section 4.5.5); this proxy controller is leveraged and optimised for the Lyuba framework.

Figure 4.3 (A) shows a simplistic overall block diagram of a single SPE, clearly showing a unique design that is very unconventional compared to
a typical general-purpose processor. In fact, the SPE represents a similar
design approach to a DSP processor, due to its distinct hardware logic, an
on-board memory controller and the architectural design itself. Figure 4.3
(B) shows a more detailed view of the pipeline.

Table 4.3: SPU even and odd functional units.

<table>
<thead>
<tr>
<th>Even pipeline</th>
<th>Odd pipeline</th>
</tr>
</thead>
<tbody>
<tr>
<td>(SFX) SPU even fixpt</td>
<td>(SFS) SPU odd fixpt</td>
</tr>
<tr>
<td>(SFP) SPU fl px</td>
<td>(SLS) SPU load and store</td>
</tr>
<tr>
<td></td>
<td>(SSC) SPU channel and DMA</td>
</tr>
</tbody>
</table>

Each SPU is designed with an even and odd pipeline (see Table 4.3). The
importance of this pipeline in relation to speculation is the ability to
process, fetch and put data to and from memory, while traditional TLS
based processors (see Section 3.4.4) require dedicated hardware. The Cell
allows the programmer to create applications and use the on-board logic
communication mechanisms for the needs of the application.
Table 4.4: MFC component description.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>(DMAQ) Direct memory access queue</td>
<td>Storing up to 16 requests from the local SPU acquiesced through the SPU channel interface to the MFC. Also stores up to eight requests from remote SPEs and PPEs transferred through the memory mapped I/O interface.</td>
</tr>
<tr>
<td>(DMAE) Direct memory access engine</td>
<td>Controls the transfers of data blocks between the local store of SPE and system memory with transfers ranging from a single byte to 16 KB. For larger data transfers, the DMA is able to use DMA list commands that can be used to support non-contiguous data transfers.</td>
</tr>
<tr>
<td>(MMU) Memory management unit</td>
<td>Provides the ability to translate addresses between a processes effective address (EA) and the real memory address.</td>
</tr>
<tr>
<td>(RMT) Resource management unit</td>
<td>Enables locking of translations in the MMU and supports bandwidth reservation of the EIB.</td>
</tr>
<tr>
<td>(AU) Atomic unit</td>
<td>Enables snoop-coherent cache to implement load-and-reserve/store-conditional memory synchronisation that can be used to synchronise data between SPEs.</td>
</tr>
<tr>
<td>(BIC) Bus interface control</td>
<td>Assists the MFC to access the high-speed on-chip EIB. Also provides access to memory-mapped registers that provide an interface to distribute DMA requests from remote processor elements (PEs) and updates the virtual memory translations and to configure the MFC.</td>
</tr>
</tbody>
</table>
Table 4.4 outlines functional units that support the SIMD-RISC instruction set [Johns and Brokenshire, 2007]. The remaining functional unit, the SPU control unit (SCN), is associated with both pipelines, in addition to the SPU register file. The SCN performs management operations such as fetching and transmitting instructions to the functional execution units on the pipeline, and the SCN handles branching.

The LS is investigated in Section 4.5.3 and the MFC in Section 4.5.5. For a detailed analysis of the SPU components see [Torre, 2009, Johns and Brokenshire, 2007, Scarpino, 2008, Kahle et al., 2005]. Dual issue is limited to instruction sequences such that instructions are scheduled to match the resource profile of the SPU due to no instruction reordering being provided to increase the potential for multi-issue. Another limitation that SPE presents is that execution units are not duplicated, which could inherently increase multi-issue potential.
Figure 4.4 shows the organisation of an SPE with key bandwidth (per cycle) labelled between units. It uses 32 four-byte instruction groups which are fetched from the LS when idle; each fetch group is aligned to 64-byte boundaries to advance the effective instruction fetch bandwidth such that fetched lines are sent to the SPUs instruction line buffer (ILB) in two cycles, storing 3.5 fetched lines. All half-line hold instructions are sequenced into the issue logic, while another line holds the single entry software managed branch target buffer (SMBTB) [Flachs et al., 2007]. Two instructions are used for inline prefetching and are also sent at the same time from the ILB to the issue control unit.

All instructions that are issued by the SPE are completed in program
order; no reordering or renaming of instructions takes place. The SPE has a dual-issue pipeline that resembles VLIW architecture such that each SPE is able issue up to two instructions per cycle (IPC) to nine execution units. Pairs of instruction can be issued together if the first instruction is initiated with an even address and channelled to an even pipeline unit while the second instruction is sent to the odd pipeline. The execution units on each SPEs are allocated to pipelines, to allow is to maximise dual-issue efficiency for a variety of workloads and allow very high performance [Flachs et al., 2007]. The micro-architecture of the SPE pipelines simplifies resource and dependency checking, and reduction of hardware-logic devoted to instruction sequencing and control.

Conventional CMPs are complex in design and operation. By utilising the accessible transistor resources on a single wafer or chip; this enables multiple threads of execution to retain large amounts of data on the processors primary register file.

Each SPU has simpler pipeline architecture and requires less energy to operate [Gschwind et al., 2006]. It should be mentioned that the Cell allows different programming models whereby the SPEs perform compute-intensive operations such as media and numerical data processing while the PPE executes more traditional instructions such as branching, coordinating SPE tasks and handling requests from SPEs and other elements of the Cell processor.

The PPE can also execute complex systems such as the operating system [Williams et al., 2006]. Conventional processors support scalar types with scalar hardware including the PPE, but the SPU does not have separate hardware support for scalar processing and relies on the compiler to transform scalar code into vector code which is aligned and optimised for SPU execution.
4.5.3 Local Storage

The local storage (LS) is a 256 KB unified register file (128-bit wide bus) that is located on each SPE. The unified register file stores all data types such as integer values, single- and double-precision floating-point values, Boolean values and addresses. SPE load and store instructions are performed within a local address space and not in system address space [Flachs et al., 2007]. The local address space is untranslated, unguarded, and non-coherent with respect to the system address space, and it is serviced by the LS. Furthermore, the register file is able to provide single quad-word element, two 64-bit double-word elements, four 32-bit word elements, eight 16-bit half-word elements, 16-byte elements or a vector of 128 single-bit elements [Gschwind, 2007] and [Scarpino, 2008].

The LS memory address is also memory-mapped input/output (MMIO) to the main memory, and each LS has a separate memory address that is visible only to its associated SPE and is not coherent in the system. The most distinctive characteristic of the SPE LS is the unification of both instructions and data stored within the same register file. It is important not to confuse the LS with the L2 cache, which is typically a unified memory subsystem, the cache is managed by hardware cache policies data locality [Drepper, 2007,Furber, 2000] which determines what data is placed into the cache. The SPE can access the system memory through asynchronous DMA operations through the MFC (see Section 4.5.5).

To clarify, the LS is not cache memory but a unified register file, which only supports 128-entry and stores all types of data including condition statements, counters and static pre-computed branch link addresses.

The advantage of such a design is that it allows a compiler to fit compute-intensive programs into the register files, while supporting such large register lines that help to reduce considerably hardware administration overheads such as register renaming, which is another technique implemented in conventional processors to allow large numbers of instructions to be processed
with conventional CPUs use caches between processor and main memory to reduce latency for data fetch and store. Operating directly on main memory is considerably slower than using registers, hence additional hardware circuitry is needed to cache data and/or instructions, to speed up the process [Blachford, 2005]. Further exacerbating the situation is the use of coherence protocols to ensure data validity across the system (including additional caches and the main system memory). The Cell SPE’s use of an LS and not a cache reduces the complexity and static power use; such an approach is quite radical and presents a distinct architectural difference including for code design and programming model paradigms.

As with conventional processors interfacing with cache memory, the SPE registers interface with their LS, delivering data to the SPE registers at an exceptional rate of 16 bytes (128 bits) per cycle with an upper bound of 64 GB per second. In comparison with conventional processors, these processors can also transfer a substantial amount of data, but such transfers occur in short bursts (a couple of hundred cycles at best, which further exhibits the memory wall issue).

The SPU does not support a separate scalar register file, as this would complicate data routing for source operands, additional multiplexers are required which causes an increase in latency and places additional load and store commands on the bus.

The register file is extremely versatile flexible, such that a program (including instructions) is able to utilise all 128 entries to store data values,
and the register file is fully symmetric from an architecture perspective. The Cell SPE architecture does not enforce or encourage hard wired specific register values that require expensive handling during instruction decoding and register file access or in bypass and forward logic [Gschwind, 2007]. This is because the LSs are not caches but a single register file located on each SPE that allows both compiler and programmer (application developer) to allocate the available SPE resources to the needs of an application, thus improving programmability and resource efficiency. The SPU register file does not require complex circuitry to support features such as coherence protocols and with this feature removed, the Cell SPE is able to scale further, straightforwardly.

The LS supports direct loads, stores and instruction fetches that complete with a fixed delay and without raising exceptions, and this simplifies the SPU core design and provides predictable real-time behaviour; such as design reduces the area and power of the core; moreover, the SPU core is able to operate at a higher frequency [Flachs et al., 2007].

4.5.4 Element Interconnect Bus

The increase of multiple compute cores on CMPs has resulted in a greater focus on the on-chip network (OCN) that interconnects the various resources on the Cell CMP such as the memory and computational units [Ainsworth and Pinkston, 2007]. The OCN, specially the element interconnect bus (EIB), is designed to be wire-efficient to improve throughput (effective bandwidth) and reduce possible end-to-end latency (communication delay) for a given cost in relation to the area, power, complexity and other such constraints.

However, the EIB is a high performance internal interconnect bus that integrates all the internal processor elements and ultimately is the heart of the Cell processor and enables all communication to take place among the PPE, SPEs, main system memory and external I/O. The EIB core network fabric must support high data rates to avoid possible bottlenecks, given that each
of the 12 elements of the EIB interconnects is capable of 51.2 GB/s aggregate insertion and reception bandwidth. OCNs in other mainstream commercial multicore processors have considerably lower bandwidth; typically less than 15 GB/s per core. The four unidirectional rings support 16-byte-wide data rings, with a shared command bus and a central data arbiter over which 128-byte packets are transmitted.

The Cell’s OCN has a peak bandwidth of 204.8 GB/s\(^8\) and has separate communication paths for commands such as data transfer requests to or from other elements on the bus [Gschwind et al., 2007]. As shown in Figure 4.1, the data transfers occur across four unidirectional rings, which are accompanied by a communication controller and a high-bandwidth bus, interfaces that are all integrated on-chip [Kistler et al., 2006].

With multiple data paths and a high bandwidth, the EIB can handle up to 100 DMAs with on-chip interconnect sources and sinks of 16 bytes of data every other cycle [Flachs et al., 2007]. Traditional modern multicore processors implement a crossbar OCN that is simpler in design and was considered for the Cell, but the limited die area and wiring constraints was considered unfeasible and provided limited scalability, which led to the implementation of the EIB for the Cell [Ainsworth and Pinkston, 2007].

### 4.5.5 Memory Flow Controller

The memory flow controller (MFC) serves as the data transfer engine and facilitates the following functions: a direct memory access (DMA) controller, a memory management unit (MMU), a bus interface unit and an atomic unit for synchronisation. The MFC interfaces the SPU with the main storage

\[^8\] Kistler et al., 2006 states "the EIB unit can simultaneously send and receive 16 bytes of data every bus cycle. The EIBs maximum data bandwidth is limited by the rate at which addresses are snooped across all units in the system, which is one address per bus cycle. Each snooped address request can potentially transfer up to 128 bytes, so in a 3.2 GHz Cell processor, the theoretical peak data bandwidth on the EIB is 128 bytes x 1.6 GHz = 204.8 GB/s".
(effective address - EA) through SPU channels. The MFC initiates this communication by transferring DMA commands and data between the local storage (LS) of the SPU and the main storage.

Furthermore, each SPE supports mailboxes, signal-notification messaging between the SPEs, PPE and other devices. Also, the PPE and other devices (including other SPEs) communicate to the target SPE with the associated MFC through memory-mapped input/output (MMIO) registers which are associated with the (target SPE) SPU channels. Large or bulk data transfers are typically initiated through the SPU channels within the SPU or MMIO by the PPE. MFC programs can be constructed which instruct the SPE to perform sequences of block transfers via transfer lists that consist of up to 2K block transfer operations.

4.5.6 Direct Memory Access

The direct memory access (DMA) is the main unit that provides communication for data between different SPE LSs and from an SPE LS to the main system memory effective address space as specified by the Power architecture [Kahle et al., 2005]. The DMA is a vital communication mechanism between the SPE and the EIB (see Section 4.5.4). The communication is initiated by the SPU sending a request to the MFC with a single DMA such as a PUT or a GET command.

The DMA primary operations are the PUT and GET commands that are further interleaved with fence and barrier mechanisms [Scarpino, 2008,IBM, 2007b]. The SPU is able to transport data in 1, 2, 4, 8 and 16 bytes or 16-byte multiples up to a maximum of 16 KB (16,383 bytes). Also, the transfer is performed at byte alignment, with a 128-byte boundary being the most efficient. Small data sizes are also supported whereby the associated data types that are naturally compatible such as 1-byte chars aligned on 1-byte boundary, 2-byte shorts aligned on 2-byte boundary and so forth. Each SPE supports 8-byte-wide inbound and outbound data busses allowing the
SMA engine to support transfer requests generated by both the local SPU and the requesters external to the local SPE. The external request queue holds external programmed requests or incoming EIB read or write received requests that are translated addresses within the system real-address range assigned to the LS.

The DMA engine can process up to 16 commands simultaneously, perform scatter and gather operations from system memory and set up a complex set of status reporting and notification mechanisms. Each command can fetch up to 16 KB of data, but each data transfer is divided into 128-byte packets for the on-chip interconnect while supporting up to 16 packets in flight at a time; the Cell’s DMA commands are significantly richer than a standard set of cache prefetch instructions. Software is able to achieve a much higher bandwidth utilisation through the DMA engine than traditional hardware prefetch engine. The DMA has a higher fraction of useful data transmitted across the processor than a speculative prefetch engine design.

Using the SPEs DMA component for synchronisation messages, the Cell is able to reduce power consumption by queuing multiple messages on the channel interface on the SPE (via DMA). Such a process does not incur delay, until the channel capacity is exhausted, but each device is able to allocate one or more channels whereby messages can be sent to or from the SPU. When a channel becomes exhausted (no slots are available), the write or read instructions stall and the SPU stalls in a low-power wait mode until the device becomes ready. Interestingly, the channel wait mode can often be a substitute for polling and represents significant power savings [Flachs et al., 2007]. Channels on the SPU are accessed through three instructions: read channel, write channel and read channel count (measures channel capacity). Before a request is sent to the bus (EIB), the memory management unit (MMU) translates all DMA request addresses while software is able to check or be notified when requests or groups of requests are completed.
4.5.7 Signal and Mailboxes

Each SPE has two inbound (32-bit register) signal notification channels. Both signal channels can be configured for logical and mode one-to-one signalling or overwrite many-to-one signalling. The configuration of the signal modes is done when the SPE context is initialised. The signal mechanism is considered to be more system aware, such that signals can be transmitted between SPE and other components also used for DMA notifications that are coupled with tag group identifiers. The Cell provides a custom 32-bit communication mechanism between an SPE and the PPE mailbox. Each SPE has three mailboxes: one inbound and two outbound.

Firstly, the inbound mailbox is a 32-bit queue storing four 32-bit messages from the PPE, with non-interrupting and interrupting outbound mailbox supporting one 32-bit message each. Mailboxes are optimised for communication between an SPE and the PPE. Furthermore, an SPE is able to write to its associated outgoing mailbox with the intended recipient consuming the message at the appropriate time.

4.5.8 Software Cache and Memory

Certain applications tend to operate more effectively in cache-based processors. A PPE has a cache but the SPEs have LSs that are not caches. With processing distributed between both PPE and SPEs, the Cells SPUs have LSs that can emulate cache memory. Furthermore, the programmer can specify either all or part of the LS to be allocated as software cache memory [Scarpino, 2008]. Using the SPE LS with copy-in copy-out semantics does not require coherence maintenance, performed on the primary memory operand repository (LS).

With the software cache providing greater application flexibility, the Cell further attempts to increase efficiency of the memory subsystem by allowing the memory address translation to be performed during block transfer
operations.

In [Gschwind et al., 2007] the author highlights significant advantages that include a single address translation which can be used to translate operations corresponding to an entire page for access during data transfer instead of during each memory operand access. This also leads to a significant reduction in ERAT and TLB access, thereby reducing power dissipation and eliminating expensive time-critical ERAT miss logic from the critical operand access path. Transferring data in blocks therefore improves efficiency in terms of utilisation, and can further optimise the Cell’s memory interface bandwidth. By using a fixed protocol [Gschwind et al., 2007] the overhead per request can be remunerated over a bigger set of user data, thereby reducing the overhead per use.

Area and power efficiency are important enablers for multicore designs that take advantage of parallelism in applications, where performance is power limited. Every design choice must trade off the performance that a prospective feature would bring versus the prospect of omitting the feature and devoting the area and power towards higher clock frequency or more SPE cores per Cell processor chip.

Power efficiency drives a desire to replace event and status polling performed by software during synchronisation mechanisms that allow for lower power waiting. Understanding power, energy and thermal issues for multicore processors is beyond the scope of this thesis and is described in more depth by [Moncrieff et al., 1996] where the authors explore the design space related to physical cores, L2 cache size, processor complexity and power constraints. Furthermore, in their paper, the authors outline the efficiency of power and thermal issues in conjunction with modern applications that exploit TLP.
4.6 Summary

This chapter has primarily focused on computer architecture and the IBM Cell processor. Firstly, identifying fundamental parallelism, with the outcome of current and future parallelism must come from TLP from a software perspective. With processors constantly increasing in compute ability - that is, increasing the number of processing cores, microprocessor architects are increasingly aware of power limitations; in fact, both static and dynamic power consumption is the primary focus, hence microprocessor architects are always increasing efficiency, by reducing unneeded circuitry that does not improve the overall efficiency or reducing power consumption.

The SPE has no additional reorder buffers, register-rename units and commit buffers that reduce core power dissipation. However, the resource profile is known to the compiler and is able to schedule instructions to the resource profile. Moreover, ILP is utilised in the Cell architecture which attempts to reduce power inefficiency of wide issue architectures as no execution units with their inherent static and dynamic power dissipation are added for marginal performance increase [Gschwind et al., 2007]. Speculative hardware increases circuit complexity; increase of dynamic power use with overheads and ultimately speculative hardware does not give results. The SPE and its architectural specification were inherently designed and optimised for low complexity and low area implementation.

This chapter also delved into Amdahl’s law that calculates the speed-up by calculating the percentage of serial processing relative to the overall program execution time using a single processor. However, its simplicity does not take into account significant factors such as synchronisation and message passing. The chapter concludes with an overview of the IBM Cell microprocessor, which consists of two different core types in order to maximise the available system performance.

The Cell has been designed to address the diminishing returns obtainable from a frequency-oriented single core perspective by exploiting appli-
cation parallelism and embracing CMP [Gschwind et al., 2007]. The LS abstraction provides a dense, single-ported operand data storage with deterministic access latency compared with speculative hardware caches that provide non-deterministic timing; moreover, the LS provides the ability to perform software-managed data replacement for workloads with predictable data access patterns which attempts to further reduce long latency of memory operations and gives flexibility to both program and programmer.

The Cell architecture presents a unique change from conventional microprocessors and gives more visibility of hardware capabilities to the programmer, while increasing the flexibility of programming models including the RPC model to functional processing pipelines of several accelerator cores. Ultimately, it is the responsibility of the programmer to harness the computing power as well as control of the system. Moreover, the Cell architecture places an increased emphasis on compiler optimisation to generate more efficient and optimised machine object code, that is increase compiler efficiency in register allocation.

Parallel execution becomes energy-efficient because the efficiency of the core is increased by dual issuing instructions: instead of incurring static power for an idle unit, the execution is performed in parallel, leading directly to a desirable reduction in energy-delay product [Gschwind et al., 2007].

The next chapter presents our implementation of a dynamic recovery system that is influenced by traditional speculation execution systems. However, no use of speculation is implemented moreover, this research capitalised the hardware feature set to enhance the overall execution of the program while dynamically handling violations when they are generated.
Chapter 5

Introducing the Lyuba-API Framework

This chapter will investigate the Lyuba framework, manual programming and the L-API that details the main functions and description of the high-level execution model. Furthermore, this chapter details both PPE and SPE kernels whilst integrating a concise explanation of the Cell hardware and how the Lyuba framework will leverage the Cell hardware.

5.1 Lyuba Framework

To support the data dependency recovery system (DDRS) for a heterogeneous multicore processor such as the IBM Cell (see Chapter 4) the framework must detect data dependence violations at runtime, which involves comparing load and store requests from multiple on-chip SPEs.
Figure 5.1: PPE and SPE kernel overview. (A) shows the L-API kernel components on the PPE. (B) shows the L-API kernel components on the SPE.

Figure 5.1 shows the kernels for both PPE and SPE. The kernels have been designed to interface directly to the hardware layer while ensuring correct operation of the entire program; such an implementation is similar to the task-based approach of [Keller and Varbanescu, 2010, Skovhede et al., 2010]. When developing the framework, a number of issues were taken into consideration to ensure that the interface between hardware components remained compatible: managing memory allocation of structures, creating and managing threads and recovery from violations.
Figure 5.2 shows the organisation and parallelisation of a `For` loop. The PPE generates the preamble data or the prerequisites for each SPE. Each SPE is then started and obtains its specific parameters from the PPE and then returns control back to the PPE when an SPE has completed its work of execution. This section begins with a description of the PPE kernel, outlining the primary operations and supporting infrastructure of the SPE kernel, followed by a description of the SPE kernel, and then exploring the interface between the kernels, including the software interface to the Cell hardware.

### 5.2 L-API PPE Kernel

Typically, literature places meticulous focus on thread creation, optimisation, execution and forwarding the thread state. Past TLS implementations have focused on compiler optimisation and use of hardware (specialist TLS hard-
ware) instructions. The following subsection explores the design interface of the L-API PPE kernel.

5.2.1 Threads on the PPE

Typical use of threads in TLS is to enclose work to be done into a thread, known as an epoch. With each epoch is maintained, controlled and advanced through each stage of its pipeline by TLS hardware; this behaviour is typical of most TLS software and hardware schemes. The execution model from this study is not very different from typical software TLS schemes. Let us first consider the category of threads: system and parallel threads. System threads control the execution flow and provide service to any SPE L-API functions that have placed a request within the system and parallel threads represent epoch threads. System threads within the Cell environment (PPE domain) maintain the state of each SPE context – see [Scarpino, 2008]. Moreover, the PPE threads provide additional services that include monitoring requests made from the SPE threads (contexts), and they register and deregister regions, initialise context environmental data and ensure safe shutdown of the system.

Creation of threads remains the fundamental building block, hence exposing the POSIX library. The Cell SDK encompasses the POSIX library and is used for the creation of SPE context threads. The L-API framework makes effective use of Pthreads (POSIX threads\textsuperscript{1}) that is available on most platforms. It is important to note that one aim of this research is not only to make use of available CMP hardware but also make succinct use of available software libraries, when applicable.

However, by creating threads for specific operations that occur, i.e. recovery threads, the system overall execution time will increase due to the creation process. The creation of threads being relatively uncomplicated can also lead to performance degradation of the entire system. Each thread in-

\textsuperscript{1}The C POSIX library is a language-independent library.
curs overheads, so the L-API framework only creates threads when the state of program execution changes.

Another criterion involved in the development of the L-API framework is the scaling effect for threads, more specifically the synchronisation process between threads. Execution of threads with independent epochs typically increases parallelism [Butenhof, 1997]. Therefore, the system will only create an upper bound number of threads per each function equal to the number of SPEs initialised in the framework. The maximum number of SPEs initialised is the total number of available SPEs from the hardware abstraction layer (HAL). See Section 1.4 for maximum available SPEs used for this research.

Listing 5.1: STL containers and iterators.

```cpp
1 /*A list to hold that status information about the SPE */
2 std::list<spe_status_t> _SPEStatusList;
3 std::list<spe_status_t>::iterator _SPEStatusListIterator;

5 /*A list to hold the work regions*/
6 std::list<context_params_t> _WorkList;
7 std::list<context_params_t>::iterator _WorkListIterator;

9 /* Queue to store all requests made from SPEs */
10 std::list<request_message_t> _RequestList;
11 std::list<request_message_t>::iterator _RequestListIterator;

13 std::deque<recovery_info_t> _RecoveryQueue;
14 std::deque<recovery_info_t>::iterator _RecoveryQueueIterator;

16 /* List to hold the number of regions created on the system */
17 std::list<region_complete_t> _RegionList;
```
5.2.2 Element State Containment

This section discusses constant and temporary data stored in the L-API system. The previous chapter explained the difference between speculative hardware and non-speculative hardware, but the L-API integrates the standard template library (STL) to store and load temporary and constant data. Listing 5.1 shows the internal function calls that store different types of data into their associated standard template library (STL) containers.

Utilising STL containers with templates provides a very powerful compile-time polymorphic system [beach, 2008]. The L-API framework uses multiple STL list containers and a single STL deque (double-ended queue) and an STL multimap container. As requests are placed, the system would generate specific data (parse the data into a template structure, e.g. `element_t`) and store the template element into a defined data containers i.e. `_ElementMap`. To traverse through the STL data containers, the framework uses STL’s bidirectional iterators container `_type<properties>::iterator_type iterator _name`.

With multiple threads accessing the structures concurrently, such actions as modify, removing and inserting elements at any position in the container, the framework uses a non-LIFO structure, a list, deque or multimap. By
using such containers, data and index integrity of the containers is maintained and allows the threads to search for the required element near an asymptotic upper bound $O(N)$. To control access and ensure that each STL container is indexed properly and to reduce data corruption, all containers are coupled with POSIX synchronisation locks, i.e. mutex variables [Barney, 2010].

Each Pthread accessing any STL container must firstly obtain access rights to the container by locking the mutex. If a thread cannot lock a mutex, the thread will wait until the mutex becomes available. Once a thread has locked the STL container’s mutex, it can then access the container and continue with the thread’s instructions. Just as thread creation causes overheads, so do mutexes. If multiple threads try to gain access to a shared area, the mutex will only allow a single thread to gain access. An improvement would be to use read/write mutexes. However, this would increase the complexity of execution and result in poor performance.

The following subsections outline how the framework interacts with the hardware components used for communication and synchronisation between the processing cores, how the systems resolves the location of data and the methodology of the L-API system interacting with the Cell callback routines.

### 5.2.3 Hardware Interfaces for Communication and Synchronisation

Section 4.5.7 provides a detailed overview of the hardware mechanisms used for communicating data among SPEs and the PPE. This section will outline the software interface used by the L-API to access the hardware communication layer. The following function monitors the SPE mailbox:

```c
1 void *ptf_SPEMonitorMailbox(void *arg)
```

The L-API system will constantly check the effective address (EA) memory address of a specified SPE MMIO to determine if an SPE has placed
data into its outgoing mailbox slot. If the function detects a message in
the specified SPE’s MMIO EA, the function will access the SPE’s outgoing
mailbox slot and consume the data.

Listing 5.2: Checking SPE mailbox status and retrieving data.

```c
1 //Read the status of an SPEs mailbox
2 _i_Return = spe_out_mbox_status(ps_SPEContext
3 [spe_number [0]].context);
4
5 //Read the contents of the mailbox
6 spe_out_mbox_read(ps_SPEContext
7 [spe_number [0]].context, &_i_Return, 1);
```

The code in Listing 5.2 is used by the kernel on the PPE accessing an
SPE’s memory-mapped input/output (MMIO) memory address space to de-
termine if an SPE has placed data in its outgoing mailbox slot (line 2). If
a message exists in an SPE’s outgoing mailbox slot the result is placed in a
temporary integer variable _i_Return. This variable is then compared using
a conditional expression, should the variable contain an integer value of zero;
the system has not detected any messages and therefore the function will
start the checking routine again.

Listing 5.3: Signal interface – write only.

```c
1 //Read the status of an SPEs mailbox
2 spe_signal_write(ps_SPEContext [_SPEStatusListIterator->
3 spe].context, SPE_SIG_NOTIFY_REG_1, SPE_SHUTDOWN);
```

However, if an integer value of one is detected, then the system is able
to retrieve the data from the SPE’s outgoing mailbox slot (line 2 in Listing
5.3).

The signal hardware mechanism that is also employed in the Lyuba frame-
work is only able to send a single 32-bit packet to an SPE. In Figure 5.3, the

95
code demonstrates how the PPE communicates with an SPE. The message from the PPE is sent to the designated SPE’s inbound signal slot. It should be noted that the principal uses of such hardware interfaces is for on-chip communication, supporting the research aims and objectives, see Section 1.3. Utilising available hardware reduced potential synchronisation overhead from system and parallel threads, reduce off-chip memory bandwidth and exploit available hardware mechanisms.

5.2.4 Callback Functions

As described in Section 4.5.2, an SPE’s pipeline is considerably simpler in design; hence it does not support many components that are traditionally established in a conventional processor.

Therefore, to extend the SPE’s ability to handle certain functions that are more efficient to run on a general-purpose processor, the IBM Cell SDK provides a callback function [Bartlet, 2007] which is similar to the remote processor protocol (RPC) [Bloomer, 1992]. The callback functionality is used quite extensively by all SPEs; see Section 5.2.4 for an analysis of callback utilisation. Conversely, the callback functionality enables each SPE to extend its operational ability, but this would increase overheads for the PPE and therefore additional resources are needed. Furthermore, if callback is used greatly, this could prolong the execution of PPE threads.

The callback functions are typically prioritised given priority. This is due to the nature of the L-API system, whereby the system ensures that all SPE’s tasks are processed immediately, or quickly as possible, and to keep the SPEs busy at all times.

5.2.5 Calculating Data Load and Store

This section explores the process of calculating the data load and store regions, which an SPE can load and store data (undertaken in the L-API PPE
Currently the system supports a master input and output domain. Also, the system supports three additional auxiliary domains (bidirectional use). Therefore, each request is associated with one domain.

```
1 ptf_SPERequestResolverScalar( void *arg )
```

The Request Resolver function handles the main task of detecting RAW violations within requests. Firstly, the function will determine if an element packet exists, and then if not, an element is created using the request packet’s data, and inserted into the correct data container – see Section 5.2.2. Secondly, using the element packet, the system will determine the source and destination iterations.

Each request has both a who (iteration number) created the request and where (iteration number) data needs to be loaded or stored. Thirdly, the system determines the request type: load or store. Fourthly, before continuing with the request, the system checks if a RAW (see Section 3.2) violation has occurred and finally, if a violation is not detected, the system will complete the request, otherwise the recovery method is initiated. Provided no violations occur, the system can issue the SPE to either load or store data from another’s SPE LS or the EA.

To determine the absolute memory location (effective address or LS address) the system will determine if an element exists in the system. An element is only created if it is not present in the system for the iteration that created the request. Moreover, another element is created for the iteration that has the real location of the data or where the data is stored. If an element already exists for the required iteration (source or destination), the element resolves the iteration commit stage, that is, is data committed to the EA or active in an SPE LS. Therefore, using the iteration’s element object, the system can then determine the location of the data to be stored or retrieved. The results are then sent back to the SPE that created the request. The SPE is then able to retrieve or send the data using the information received by the L-API PPE kernel.
Table 5.1: SPE main interface constructs prototypes.

<table>
<thead>
<tr>
<th>Prototype and description</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>void Region(num)</td>
<td>Informs the PPE kernel that the SPE has entered a region</td>
</tr>
<tr>
<td>void RegionEnd()</td>
<td>Informs the PPE kernel that the SPE has reached the end of the region, and now the SPE will wait for a synchronisation signal before moving on to the next line of user space code</td>
</tr>
<tr>
<td>void OuterLoop(id, rs, re, itr)</td>
<td>All outer loops are enclosed with an outer loop function</td>
</tr>
<tr>
<td>void OuterLoopEnd()</td>
<td>Specifies the end of the outer loop region</td>
</tr>
<tr>
<td>void InnerLoop(id, rs, re, itr)</td>
<td>All inner loops are enclosed with an inner loop function</td>
</tr>
<tr>
<td>void InnerLoopEnd()</td>
<td>Specifies the end of the inner loop region</td>
</tr>
</tbody>
</table>

Listing 5.4: Initialising region parameters and distribution.

```c
/*main.c on the SPE*/
Region(1);
function_1();
RegionEnd;
Region(2);
function_2();
RegionEnd;
```
5.3 L-API SPE Kernel

The previous sections have established the initialising code on the PPE. This section will outline the L-API interface for the code that requires parallelisation. Currently, the L-API only supports For loops with future revisions of the L-API framework supporting many more structures.

All transformed code is placed into a function that is called from the SPE main.c file. Listing 5.4 shows the function placed between region constructs (see Table 5.1). These constructs help the L-API to identify which function are being called and identify different regions (programs) executing on the Cell processor simultaneously.

Listing 5.5: Example Bubble Sort Code Illustrating Regionable Code.

```c
/*example code – double bubble sort*/

//NON-REGION CODE – NON-PARALLELISABLE
int y;
int x;

//REGION 1 CODE – PARALLELISABLE
for(int x=0; x<n; x++) {
    for(int y=0; y<n-1; y++) {
        if(array[y]>array[y+1]) {
            int temp = array[y+1];
            array[y+1] = array[y];
            array[y] = temp;
        }
    }
}

//NON-REGION CODE – NON-PARALLELISABLE
printf("%i\n", y);

//REGION 2 CODE – PARALLELISABLE
```
Listing 5.5 shows an untransformed bubble sort code. However, the importance is where parallelism can be gained. As the L-API currently supports `for` loop statements, lines 8–16 and lines 22–30 are parallelised. Moreover, within the parallelisable regions of code, L-API load/store constructs are applied to the arrays. For loops typically exhibit a greater degree of parallelism [Chapman et al., 1997] and are regions which are parallelised. The next stage decomposes the `for` loop into primitive code blocks by applying L-API constructs to the actual code.
Listing 5.6: L-API SPE transformed code.

```c
OuterLoop (0, Lower_IPC, Upper_IPC, i);
for (i = Lower_IPC; i < Upper_IPC; i++) {
  for (j = i_SizeBeginPrimary; j < i_SizeEndPrimary; j++)
    Store_DDA (lu, i, j, Load_DDA (A, i, j));
}
InnerLoopEnd; //<-------- BARRIER CONSTRUCTS (INNER LOOP)

OuterLoopEnd; //<-------- BARRIER CONSTRUCTS (OUTER LOOP)
```

### 5.3.1 L-API Load and Store Constructs

Listing 5.6 illustrates a `for` loop that has been transformed using the L-API constructs. Shown are the main constructs that are applied to unmodified code. The barrier constructs are primarily used for synchronisation between other SPEs and the PPE kernels. However, the main focus in this subsection is the load and store constructs: `InnerLoop` and `InnerLoopEnd` constructs which are used to synchronise with the L-API PPE kernel.

When an SPE enters an `InnerLoop` region, the L-API SPE kernel will register the loop with the PPE kernel. The `InnerLoop` construct notifies the global index (managed by the PPE kernel) of the active loop region. Although the L-API PPE kernel will already have a list of iteration groups, by implementing a registration process the L-API PPE kernel is then able to identify which SPE is processing the iteration group (identifier).

This registration process helps to identify which SPEs are active, and the information is used to resolve a request in regards to where data is placed or retrieved: the SPE LS or the main system memory (EA). Once a loop has
completed its operation successfully, it will then submit a prefetch request to the L-API PPE kernel for the next set of loop parameters. Once the parameters are received, the SPE will then change mode and wait for the loop barrier synchronisation. The loop barrier synchronisation notifies that the SPE has completed its loop region and waits for an SPE_CONTINUE signal from the L-API PPE kernel. Once all SPEs have completed their loop regions, the L-API PPE kernel is then able to send a signal SPE_COMPLETE message to all SPEs that are registered to the identical region.

The OuterLoop and OuterLoopEnd constructs are similar to their InnerLoop and InnerLoopEnd counterparts but have one variation. Whereas inner loops are only responsible for their immediate For loop, the OuterLoopEnd constructs are responsible for the entire region. Therefore, the outer loops will deregister the entire region and begin to process the next region (if applicable). The local store (LS) is the only memory that is directly accessible by an SPU – see Section 4.5.2 and 4.5.3 for a detailed review of the SPU and the local storage. The L-API SPE kernel has two main regions as depicted in Figure 5.4. As LS is limited to 256 KB, the L-API kernels and framework must be optimised in order to make full and efficient use of the available memory space.
Figure 5.3 highlights the synchronisation of inner loops. When an inner loop construct is executed (InnerLoop) the SPE kernel notifies the PPE kernel that a loop is about to be executed on the calling SPE, the loop is registered on the PPE kernel. The PPE sends the appropriate parameters back to the SPE using in-built communication mechanisms (see Section 4.4) such as loop number and inner loop start and end values. Once the inner loop has reached its InnerLoopEnd construct, the SPE kernel then deregisters the loop from the PPE kernel.
The L-API SPE kernel segments its LS into three segmentations. Figure 5.4 shows an SPE LS segmented into three regions. The largest segment is software cache that only supports a single data type such as double or integer (depending on the application used). A smaller segment is also a software cache, which only stores data into an integer array that is globally available in the EA. Finally, the third segment is not a software cache but unmodified LS area where the L-API SPE kernel and application exist. The kernel and the application remain in this area of the memory and are not replaced by any cache policies.
5.3.2 Mapping Array Segments

When an SPE kernel is initialised, the kernel will generate two software caches of predetermined data types. Each SPE is then able to cache data from the EA; however, the data being cached into an SPU LS must be of the same data type. Figure 5.5 illustrates a global shared array that is accessible by any SPU software cache. The data is cached using the Cell SDK’s in-built functions [IBM, 1994]. Furthermore, the software cache is able to commit the data back to the global shard array memory address by flushing the software cache, again using the Cell SDK’s in-built functions. Once a region of global memory is cached in an SPE LS, the cacheable region is still accessible and visible in the effective address but cannot be modified by any SPE or the PPE unless the L-API PPE kernel deems it is safe to do so.

\(^2\)Effective Address.
5.4 Violation Detection and Resolution

The preceding sections explored the application of the L-API framework including the constructs. Another important component of the framework is the detection of violations that may occur. Each load and/or store request in an iteration is checked (both PPE and SPE analyse the request) for a dependency violation. If the request is to load or store data into a slot that exists outside of the calling SPEs range (see Section 5.3) then the PPE determines if the destination source is ready for data replacement or retrieval. If so, the source SPE then places or retrieves the data from the destinations, which could be either the EA or an SPE’s LS. Should a dependency violation occur (see Section 3.2) then the PPE initiates the recovery process. Figure 5.6 outlines the process taken for a violation detection and recovery.

Figure 5.6: Flowchart showing the different states for the violation analyser function.
Table 5.2: Violation detection state labels.

<table>
<thead>
<tr>
<th>Tag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA</td>
<td>Violation analyser</td>
</tr>
<tr>
<td>TT</td>
<td>Thread type</td>
</tr>
<tr>
<td>EMC</td>
<td>Element manager check</td>
</tr>
<tr>
<td>IE</td>
<td>Insert element</td>
</tr>
<tr>
<td>LE</td>
<td>Load element</td>
</tr>
<tr>
<td>UAR</td>
<td>Update and reinsert</td>
</tr>
<tr>
<td>SR</td>
<td>Service request - load or store</td>
</tr>
<tr>
<td>MAS</td>
<td>Monitor array state</td>
</tr>
<tr>
<td>C or EC</td>
<td>Element check</td>
</tr>
<tr>
<td>R</td>
<td>Recovery</td>
</tr>
<tr>
<td>PE</td>
<td>Pop request from the request list</td>
</tr>
<tr>
<td>TR</td>
<td>Type of request</td>
</tr>
<tr>
<td>SR</td>
<td>Store resolver</td>
</tr>
<tr>
<td>LR</td>
<td>Load resolver</td>
</tr>
<tr>
<td>CR</td>
<td>Complete request</td>
</tr>
</tbody>
</table>

Table 5.2 provides the key (labels) to the different state names in Figure 5.6. All requests to the PPE are placed in a container (list) with a kernel thread running asynchronously that checks the list at a predetermined interval period. If a list has an element\(^3\), the kernel thread pops the element off the list and determines what type of element (request) requires resolution. If the request type is an insert element (IE) then it’s a store request (SR). The SR then checks the destination and attempts to store the data, unless the destination is not ready; the SR thread will wait until the slot is available.

However, if the request type is a load request (LR) than additional checks are required. The request data that requires the load is firstly checked in the monitor array state (MAS). The MAS identifies all the load values in the application and determines if it is safe to load by firstly marking the

\(^3\)A request from the SPE is an object that is structured and is readable by the PPE. The request on the PPE is known as an element.
destination slot (that requires the load) as busy. This change in the MAS ensures that all current or future requests that require load or store to the marked slot as unavailable. Once marked as busy, the data is checked and the auxiliary information stored against the slot. The auxiliary information states the last known iterations to have loaded or stored and compares that data to the active request (element). If the destination slot has data that was stored by an iteration that is greater than the element’s iteration then a violation has occurred. This violation than triggers the recovery process. Otherwise, no violation has occurred and the MAS auxiliary is updated and saved (SR). The PPE then sends a command to the SPE to show where to load the data and authorises the calling SPE to continue.

5.5 Worked Example

The previous sections explored the inner workings of the L-API but without a real example. By using a real worked example with annotation of L-API constructs with reference to Cell-specific code, allows a clearer understanding of the fundamentals of the L-API.

Using the fast Fourier application from the SciMark benchmark [Pozo and Miller, 2004] as an example, this section will present the process of applying the L-API constructs, which results in a transformed version of the application. This process will aid the reader in understanding the application of L-API constructs to existing code. The fast Fourier application [Pozo and Miller, 2004] will execute on both PPE and SPE but in order to distribute the computation across all available processors, the code has to be transformed using the L-API constructs.

The first stage in the transformation process is to set up the prerequisites that all SPEs require before processing iterations. Compile-time constants allows computations to take place at compile time, this improves performance as they don’t allow arbitrary execution at construction and can therefore be
used at places where code is not required for recompilation. To improve the performance of the L-API, a considerable number of compile-time constants are used as an optimisation technique.

Both array sizes and loop bounds use compile-time constants and ensures the L-API is able to immediately access the appropriate memory addresses at runtime. Moreover, iterations of loops (loop bounds are computed immediately with compile-time constants) are accurately distributed across the multiple SPE’s, which further allows the framework to generate all the required memory addresses at compile time, this ensures that the L-API is able to allocate the correct amount of memory and memory addresses. This allows appropriate validation rules on both PPE and the SPE kernels to analyse, store and retrieve data at runtime without the need to calculate the base addresses of arrays and loops are created and traversed with pre-computed bounds; this reduces overhead at runtime.

Note, the L-API only supports for loops (see Section 6.1.1). Once the prerequisites are established on the PPE, then actual computation code is extrapolated from the untransformed code and exported to the SPE, simultaneously applying L-API constructs. The next subsections will present these important concepts.

Listing 5.7: Main.c

```c
#include "kernel.hpp"

int main(int argc, char *argv[]) {
    // Step 1.0 – Set data size
    int FFT_size = FFT_SIZE; // TINY_FFT_SIZE (Small)
                              // FFT_SIZE (Medium)  LG_FFT_SIZE (Large)

    // Step 2.0 – Set up the application attributes
    // needed by the L-API framework
    SingleArrayInput = (double *)RandomVector(2*FFT_size, R);
}
```
SingleArrayOutput = (double *)malloc((2*FFT_size)*sizeof(float));

// Step 3.0 – Set the size of a global array monitor, whereby all SPEs can monitor and update
MonitorSize(2*FFT_size);

// Step 3.1 – Assign values and parameters to the L-API attributes
BenchmarkAttribute.bench_name = FFT;
BenchmarkAttribute.bench_id = 0;
BenchmarkAttribute.total_iterations = fft_only_int_log2(2*FFT_size);
BenchmarkAttribute.size_1_dataset = FFT_size;
BenchmarkAttribute.aux = (unsigned long long)SingleArrayInput;
BenchmarkAttribute.aux2 = (unsigned long long)SingleArrayOutput;
BenchmarkAttribute.input = (unsigned long long)SingleArrayInput;
BenchmarkAttribute.output = (unsigned long long)SingleArrayOutput;
BenchmarkAttribute.io_array_type = SINGLE_ARRAY;

// Step 4.0 – (Instantiate) Insert the attributes into the framework
InsertBenchmark(BenchmarkAttribute);

// Step 5.0 – Start
SystemRun;

// Step 6.0 – Once completed, system safely exits
return 0;
5.5.1 Main.c on the PPE

Listing 5.7 displays Main.c code on the PPE. As mentioned in the above section, the L-API has prerequisites in order for the framework to operate. This information is established in the Main.c file on the PPE. The code in the Main.c file is ordered (see the Steps in code) whereby, the user must insert code in a specific order as shown in the above listing.

Line 6 specifies the number of elements to be processed which equates to the number of For loop iterations, so the variable FFT_size is a compile-time constant. Line 9 sets the address of a one-dimensional array which inputs data that requires processing. This is followed by line 10, where the SingleArrayOutput pointer is assigned the address of the output array where all processed data will be stored.

The L-API stores all iteration state data in a separate array which is referred to in line 13. The monitor array size (compile-time constant) must be equal to or greater than the number of elements to be processed.

The BenchmarkAttribute object contains approximately nine member attributes. The bench_name accepts a string value which must be unique and the id member must also contain a integer-only unique value. If there are multiple applications being executed on the same Cell processor, the framework uses the id value as a prefix for each generated DMA call. This allows the framework to determine which application-type that generated the request and therefore handle the request accordingly.

Line 18 specifies the BenchmarkAttribute.total_iterations that assigns the total number of iterations which typically equals the set data size variable (FFT_size). However, in this application, the number of iterations required is double the size of FFT_size. The BenchmarkAttribute.aux and .aux2 (lines 20 and 21) assign the address of both input and output arrays. These arrays must be formatted as unsigned long long to ensure that the Cell’s memory address reference is correctly addressed. Line 24 assigns a macro named SINGLE_ARRAY that specifies the type of array required on the
SPE. Once the BenchmarkAttribute is populated, it is then inserted into the system (line 24), followed by the run command (SystemRun) on line 30.

5.5.2 fft.h on the SPE

The complete SPE FFT transformed code is listed in Appendix C.4. Before any L-API constructs are applied, the user must insert the #include "kernel.h" header file into the C header file on the SPE. Not all functions require transformation (application of L-API constructs). As noted in the earlier sections, the L-API currently supports For loops and variables that require pointers to array addresses. These arrays either have data that requires loading for processing or output arrays where data is stored.

Listing 5.8: Partial SPE code – load data from a pointer.

```c
1 double *data = Load_DPTR(0);
```

When an SPE context is created and instantiated, the PPE kernel passes all prerequisite information to the SPE. Listing 5.8 highlights this important application with the Load_DPTR(0) function. The (0) argument is the index at which the address is passed. The function passes the address of the array where data is kept for processing. Using the SPE’s overlay functionality, parts of the input array are pushed onto the SPE data array area (see Section 5.3.2).

Listing 5.9: Partial SPE code – OuterLoop barrier.

```c
1 /* this loop executed int_log2(N) times */
2 OuterLoop(0, Lower_IPC, Upper_IPC, bit);
3 for (bit = Lower_IPC; bit < Upper_IPC; bit++, dual *= 2)
4  {
5    w_real = 1.0;
6    ..... 
```

To set up a Cell project please read the documentation in [Scarpino, 2008].
Listing 5.9 shows the first important application of the L-API, to apply the `OuterLoop()` function at the beginning of a `for` loop. The first parameter specifies the loop number, followed by the starting iteration number (`Lower_IPC`) then end iteration number (`Upper_IPC`) and finally the relative index variable (bit). The bit variable only contains the current (active) iteration that is being processed: which aids the framework in determining which iteration is being processed of the `For` loop. The `OuterLoopEnd` barrier informs the framework on the SPE and PPE kernel that a loop has come to an end.

Listing 5.10: Partial SPE code - `InnerLoop` barrier.

```
1 InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, bit);
2 for(a=_i_SizeBeginPrimary, b=_i_SizeBeginPrimary; b<_i_SizeEndPrimary; b += 2 * dual) {
  3  i = b;
  4  ....
  5}
6 InnerLoopEnd
```

If an algorithm exhibits internal loop(s), then an inner loop construct must be applied as shown in Listing 5.10. The `InnerLoopEnd` barrier informs the framework on the SPE and PPE kernel that a loop has come to an end. Another important application of the L-API framework is single value loads and stores.

Listing 5.11: Partial SPE code - Load data.

```
1 z1_real = LoadD(data, j);
```
Listing 5.11 shows the load construct used to load data from an array. The data parameter specifies the address of the array with argument \( j \) specifying the index (position). The `LoadD(,)` construct then utilises the specified arguments to load the data.

Listing 5.12: Partial SPE code - Store data.

```
1 StoreD(data, j, LoadD(data, i) - wd_real);
```

Storing data is shown in Listing 5.12. The argument data specifies which array is used to store the data to, argument \( j \) specifies the index in the array and the final argument specifies the actual data that requires storing.

### 5.5.3 L-API use of Low-Level Cell API Calls

This section will briefly delve into the low-level Cell API calls made from the L-API layer. A primary notification method between an SPE and PPE is the use of Cell’s RPC\(^5\), mailboxes and signal notification registers.

Each SPE has three main communication portals to the PPE. This section will firstly highlight remote procedure call (RPC) and the following two subsections briefly discuss mailboxes and signals respectively. RPC can be considered as function offloading, whereby the PPE is able to perform the function more efficiently due to increased hardware functionality compared to the SPE pipeline.

Listing 5.13: Remote procedure call (RPC).

```
1 void __send_to_ppe(unsigned int signalcode, unsigned int opcode, void *data) {
2   if (_i_LoopRestart==FALSE) {
3     unsigned int combined = ((opcode <<24) | ((unsigned int)data & 0xFFFFFFFF));
4   }

\(^5\)Remote procedure call.
Listing 5.13 shows the internal workings of the *__send_to_ppe()* function. The function itself requires three arguments when it is called. The first argument specifies the signalcode that notifies the PPE signal type, *opcode* refers to the operation code that should remain as (0) and finally the data argument that passes a data structure to the PPE.

Listing 5.14: InnerLoopEnd macro - SPE (kernel.h)

For example, when an SPE reaches a loop barrier macro such as the *InnerLoopEnd* (see Listing 5.14), this initiates the L-API SPE kernel to inform the L-API PPE kernel that an SPE for loop has come to an end and update the containers (see Section 5.2.2) as necessary (from the PPE perspective).

The macro shown in Listing 5.14 is placed in the transformed user code. The macro itself calls an internal function, *f_LoopEnd()* (see Listing 5.15)
with the macro passing its argument into a function. The _i_ActiveInnerLoop_Identifier parameter contains the loop number and the second argument defaults the loop deregistering type as inner loop (INNER).

Listing 5.15: Loop end function - SPE (kernel.h).
```
1 void f_LoopEnd(unsigned id, unsigned level) {
2 f_GetLastLoopParameters(id, level);
3 f_LoopBarrier(id, level);
4 f_DeregisterLoop(id, level);
5 }
```

Listing 5.15 shows another layer of abstraction whereby the three methods contain both further abstraction and direct hardware-code access. The f_GetLastLoop() function consists of three function calls.

Listing 5.16: f_GetLastLoopParameters() function - SPE (kernel.h)
```
1 void f_GetLastLoopParameters(int id, unsigned level) {
2  loop_t s_LoopInformation;
3
4  s_LoopInformation.spe = _i_SPEIdentifier;
5  s_LoopInformation.level = level;
6  s_LoopInformation.type = COPY_BACK;
7  s_LoopInformation.id = (id -1);
8
9  //Send struct to PPE
10  __send_to_ppe(0x2126, 0, &s_LoopInformation);
11
12  if(id > 0) {
13    _i_LoopStart = s_LoopInformation.pos_start;
14    _i_LoopEnd = s_LoopInformation.pos_end;
15  }
16 }
```
Listing 5.16 shows the `f_GetLastLoopParameters()` that passes two parameters (`id` and `level`). The parameters are captured into a structure (`s_LoopInformation`) with additional information. These additional parameters include SPE-specific information such as the identifier (`_i_SPEIdentifier`), the loop number (`level`), request type (`COPY_BACK`\(^6\)) and the previous loop identifier (which notifies the previous loop number\(^7\)). This pre-computed value assists the PPE kernel to quickly perform a hazard check by ensuring that there are no current loop completions from other SPEs that may have caused a violation—see Section 3.2.

This structure is then passed using an RPC function the `__send_to_ppe()` function as discussed above. The 0x02126 is a hexadecimal standardised code, whereby both the PPE and SPE understand that the RPC is a request type. Once the structure is sent to the PPE, the kernel then waits for a signal.

Listing 5.17: `f_LoopBarrier()` function - SPE (kernel.h).

```c
int f_LoopBarrier(int loop, int level) {
    spe_sig_obj_t s_SPESignal;
    s_SPESignal.id = loop;
    s_SPESignal.loop_level = level;
    s_SPESignal.spe = _i_SPEIdentifier;
    __send_to_ppe(0x2127, 0, &s_SPESignal);
    if(s_SPESignal.id!=SPE_CONTINUE)
        COMListen(2);
    return 0;
}
```

\(^6\)COPY\_BACK informs the PPE kernel that the SPE has completed its execution of the loop and requires the data to be written back.

\(^7\)The previous loop number is a pre-computed value based the completed loop number.
The SPE kernel is notified through communication mechanisms (see Section 4.5.7) from the PPE. The SPE is then allowed to continue with the next set of instructions. Listing 5.17 shows the steps taken by the SPE to wait for a signal. An `spe_sig_obj_t` structure (instantiated as an object `s_SPESignal`) collates specific information such as loop number that was processed, its level and the SPE number and then passed to the RPC function `_send_to_ppe` and then the SPE waits for its signal hardware. Until a signal is received, the SPE polls its signal hardware at a pre-determined interval while running in lower power. This reduction in power consumption reduces the overall processor power envelope [Takahashi et al., 2005].

Listing 5.18: `COMListen()` macro that calls the `f_StopAndListen()` function - SPE (kernel.h).

```c
1 unsigned f_StopAndListen(unsigned channel) {
2   ...
3   f_SignalMonitor(channel); // will return 0 when done
4   ...
5 }
```

Listing 5.18 partially shows the function’s implementation (see Appendix C.4).

Listing 5.19: `f_SignalMonitor()` function - SPE (kernel.h).

```c
1 /* Wait on signal register numbered #*/
2 unsigned f_SignalMonitor(unsigned int channel) {
3   if(channel==1) { do {} while(!spu_stat_signal1()); }
4   if(channel==2) { do {} while(!spu_stat_signal2()); }
5   return 0;
6 }
```

The `f_SignalMonitor()` function in Listing 5.19 requires a channel number that can only be either 1 or 2\(^8\). When a channel number is specified, the appropriate `if`-statement is executed. The `spu_stat_signal1()`

\(^8\)Each SPU has two signal channels [Gschwind et al., 2006].
or \textit{spu\_stat\_signal2()} intrinsic Cell function is called. While no signal is received on the specified channel, the SPU will stall (wait) until a signal is received. Once a signal is received on the required channel number, the function will then return (exit) and the SPU is allowed to continue with the next instruction.

The reason that the L-API called the Loop Barrier function is to ensure that all SPEs have reached the same loop level. This ensures that all SPEs are synchronised and start on the next set of instructions in an ordered manner. The final function call in Listing 5.15 is the \textit{f\_DeregisterLoop()} function that uses an RPC function to inform the PPE kernel that the SPE has finished processing a \texttt{for}-loop.

\section{Summary}

To conclude this chapter has clearly outlined the Lyuba framework and the L-API that harnesses the Cell hardware capabilities, thereby extending the available hardware primitives as required by the L-API. Due to the architecture of the Cell processor and the programming paradigm, it is considerably different from that of a conventional programming environment where basically one compiler is required to transform code into machine level code. The Cell requires two compilers, hence the control and computation is split, with the latter executed on the SPEs.

The L-API has two main kernel images, again for the PPE and the SPEs. Moreover, the SPE kernels are identical, including the application/computation code. It should be noted that when SPEs are waiting for a signal or waiting for their outgoing mailbox messages to be consumed, the SPE will automatically reduce power by automatically switching to sleep mode. This reduces both static and dynamic power [Takahashi et al., 2005]. Another advantage of the Cell architecture is the memory address visibility; hence the location of data is visible but is only accessible through the kernels. There-
fore, the need of speculation is removed, but the philosophy of TLS remains, with each SPE context thread controlled – that is, stopped and re-executed – as needed, depending on violation detection. The following chapter will explore the results obtained from our experiments, with analysis.
Chapter 6

Results and Analysis

In Chapter 5, the L-API framework was discussed. This chapter presents and discusses experimental results, in particular, the execution times for each SPE and the impact of the transformations on load and store results. Following this, for each application, a detailed explanation of its parallelisation is reviewed. Having described parallelism, further results and observations derived from the experiments are discussed. Sequential algorithms are typically evaluated in terms of their execution time.

The execution time of parallel algorithms not only depends on the input size but also the number of processing elements used. Therefore, a parallel algorithm cannot be calculated in isolation from a parallel architecture without some loss in precision. An intuitive measure for analysing performance has been to use the wall clock time to solve a given problem on a given parallel platform. However, such a performance indicator cannot be applied to other problems with large processor element configurations. Paradoxically, using an increased number of hardware resources for computation may not enable a parallel program to run exponentially faster due to the overhead of parallelisation.

Both multicore and parallel systems require their processing elements to interact and communicate data with each other. Therefore, the communi-
cation of data between processing elements, whereby processor elements idle caused by load imbalance, synchronisation and the presence of serial code paths within a program and possibly hardware resource retention [Grama et al., 2003].
<table>
<thead>
<tr>
<th>Application</th>
<th>Description</th>
<th>Input type</th>
<th>Transformed lines of code</th>
<th>Dataset</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPR.SM</td>
<td>Sparse matrix multiply</td>
<td>Small test input</td>
<td>40/43</td>
<td>1000 x 1000 with 5000 Non-Zeros</td>
</tr>
<tr>
<td>SPR.LG</td>
<td>Sparse matrix multiply</td>
<td>Large test input</td>
<td>10000 x 10000 with 1000000 Non-Zeros</td>
<td></td>
</tr>
<tr>
<td>SOR.SM</td>
<td>Jacobi successive over-relaxation</td>
<td>Small test input</td>
<td>42/60</td>
<td>100 x 100 Grid</td>
</tr>
<tr>
<td>SOR.LG</td>
<td>Jacobi successive over-relaxation</td>
<td>Large test input</td>
<td>1000 x 1000 Grid</td>
<td></td>
</tr>
<tr>
<td>LUCPYMX.SM</td>
<td>Dense LU matrix factorization</td>
<td>Small test input</td>
<td>101/115</td>
<td>100 x 1000 using partial pivoting</td>
</tr>
<tr>
<td>LUCPYMX.LG</td>
<td>Dense LU matrix factorization</td>
<td>Large test input</td>
<td>1000 x 1000 using partial pivoting</td>
<td></td>
</tr>
<tr>
<td>ARR.SM</td>
<td>Array 2D copy</td>
<td>Small test input</td>
<td>78/58</td>
<td>100 elements</td>
</tr>
<tr>
<td>ARR.LG</td>
<td>Array 2D copy</td>
<td>Large test input</td>
<td>78/58</td>
<td>1000 elements</td>
</tr>
<tr>
<td>FFT.SM</td>
<td>Fast Fourier transform</td>
<td>Small test input</td>
<td>163/177</td>
<td>Complex numbers</td>
</tr>
<tr>
<td>FFT.LG</td>
<td>Fast Fourier transform</td>
<td>Large test input</td>
<td>163/177</td>
<td>Complex numbers</td>
</tr>
</tbody>
</table>
6.1 Results

The SciMark is a freely available benchmark consisting of five benchmarks [Pozo and Miller, 2004] that are specifically designed to test the performance of a CPU. The array of applications contained in the benchmark are representative of CPU-intensive workloads executed on high-performance processors and memory systems. For this study, the benchmark contained applications that last at least a few thousand instructions. Anything below this is considered too short an interval, compared to input/output device interaction with peripheral systems.

Therefore, only four applications from the SciMark benchmark were used for experimentation:

- Fast Fourier transform
- Jacobi successive over-relaxation
- Sparse matrix multiply
- Dense LU matrix factorisation

The Monte Carlo integration was not considered due to lack of sufficient thread-level parallelism (see Section 4.1). However, the Monte Carlo integration algorithm did rely upon an array copy algorithm that was clearly suitable for the experiment, the array 2D copy algorithm was extrapolated. Multiple input datasets were used for some of the applications, otherwise a large dataset was used by default.

Table 6.1 highlights specific parameters including a comparison of line numbers of untransformed and transformed code. Applying L-API transformations only increases the overall line number by an average of 2%. However, in order to support SPE, the logic code on the PPE is significantly larger (see Appendix B).

Each of the SciMark applications comes with two or three standard input datasets (and execution parameters) a test dataset (small): a training data
set (medium) and reference (large) data sets. Where applicable, all datasets were used for this research.

Due to long execution times for the large datasets, complete execution was still required to provide a detailed analysis and to determine completion status. For each application in the benchmark, approximately 10 iterations of the application were executed and analysed by extrapolating results from the L-API framework.

Parallelising the applications from this benchmark gives a good indication of performance output, resource utilisation and complexity of parallelising general-purpose applications. Another reason for using SciMark is that current and future researcher can easily and freely obtain the benchmark without incurring any financial cost.

L-API transformations were applied to each application using real hardware and the accompanying GNU compiler for the IBM Broadband Engine processor. The applications were profiled to determine the percentage of time spent in each basic block and function. Datasets were then executed on evenly distributed samples of execution from throughout the entire reference runs on all available SPEs. The samples that were generated were those that spanned almost the complete execution time. In other words, effectively the entire execution time of the program can be attributed to the L-API functions and loop execution. All results presented below are based upon the coverage and execution for each application in the benchmark.

It is important to understand the scope of applications selected because this defines the applicability and the limitations of the research experience gained using the L-API framework for parallelisation. Table 6.1 contains five applications from the SciMark benchmark that are coded in C/C++. L-API currently supports both C/C++ exclusively.

The L-API framework permits other researchers to utilise the results and method from this study to improve their techniques for derivative works on heterogeneous multicore systems.
The remainder of this chapter\textsuperscript{1} outlines each application with L-API transformation analyses of the results gained from each application. Each application was initially parallelised using base parallelisation of loops and automatic load-store regions using L-API transformation. The following sub-sections detail the results for each application.

At the time of writing, this work is deemed to be a unique contribution, as no previous or current studies were found using a heterogeneous processor coupled with SciMark benchmark.

Complete program execution times include the contributions not only of primary subroutines such as load-store functions, but also of all other subroutines that are called throughout the program execution.

\footnote{\textsuperscript{1}See Appendix D for additional SPU results.}
Table 6.2: Loop execution coverage (function names).

<table>
<thead>
<tr>
<th>Application</th>
<th>Function Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sparse matrix multiply</td>
<td>void SparseCompRow_matmult()</td>
</tr>
<tr>
<td>Jacobi successive over-relaxation</td>
<td>void SOR_execute()</td>
</tr>
<tr>
<td>Array 2D copy</td>
<td>void LU_copy_matrix()</td>
</tr>
<tr>
<td></td>
<td>int LU_factor()</td>
</tr>
<tr>
<td>Fast Fourier transform</td>
<td>static void FFT_transform_internal(int direction)</td>
</tr>
<tr>
<td></td>
<td>int FFT_bitreverse()</td>
</tr>
<tr>
<td></td>
<td>void FFT_inverse()</td>
</tr>
</tbody>
</table>
Table 6.3: Loop execution coverage (average).

<table>
<thead>
<tr>
<th></th>
<th>SPR</th>
<th>SOR</th>
<th>LUCPYMX</th>
<th>ARR</th>
<th>FFT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Number of outer loops</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>Execution time (%) outer loops</td>
<td>3%</td>
<td>3%</td>
<td>3%</td>
<td>3%</td>
<td>57%</td>
</tr>
<tr>
<td></td>
<td>3%</td>
<td>3%</td>
<td>3%</td>
<td>57%</td>
<td>57%</td>
</tr>
<tr>
<td><strong>Number of inner loops</strong></td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>Execution time (%) inner loops</td>
<td>15%</td>
<td>12%</td>
<td>71%</td>
<td>12%</td>
<td>22%</td>
</tr>
<tr>
<td></td>
<td>59%</td>
<td>68%</td>
<td>15%</td>
<td>12%</td>
<td>7%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>41%</td>
<td>30%</td>
<td>26%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>12%</td>
<td></td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>30%</td>
<td></td>
<td>0%</td>
</tr>
</tbody>
</table>
6.1.1 Loop Coverage Analysis

Table 6.2 identifies the main methods that contain significant parallelism and where L-API functions were applied, and table 6.3 identifies key metric results of all applications in the SciMark benchmark that were parallelised using the L-API (see Chapter 4):

1. Most applications have one outer loop that varies in execution time (percentage) apart from dense LU factorisation that has two outer loops.

2. Sparse matrix multiply, Jacobi successive over-relaxation and dense LU factorisation applications outer loops account for 3% and array 2D copy equates to approximately 57% of overall execution time on the SPEs.

3. Fast Fourier transform applications have three outer loops (over three functions) that vary in execution percentile:
   
   (a) 32% \((\text{static void FFT\_transform\_internal(int direction)})\)
   
   (b) 99% \((\text{int FFT\_bitreverse()})\)
   
   (c) and 99% \((\text{void FFT\_inverse()})\), respectively.

   In all applications, the inner loops outweigh in percentile coverage and are where significant processing takes place.

6.1.2 Sparse Matrix Multiply Application

The SPR application uses an unstructured sparse matrix stored in compressed-row format. This kernel exercises indirection addressing and non-regular memory references [Pozo and Miller, 2004].

Listing 6.1: Sparse application SPE code.

```c
1 void SparseCompRow_matmult() {
```
unsigned int p;
unsigned int r;
unsigned int i;
double sum;
double *y = DATA_PTR_SECONDARY(___CACHE_DOUBLE, 0);
//OUTPUT
double *x = DATA_PTR_PRIMARY(___CACHE_DOUBLE, 0);
//INPUT
unsigned int rowR;
unsigned int rowRp1;

OuterLoop(0, Lower_IPC, Upper_IPC, p); <-[3%]
for(p=Lower_IPC; p<Upper_IPC; p++) {
    InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, r); <-[15%]
    for (r=_i_SizeBeginPrimary; r<_i_SizeEndPrimary; r++) {
        sum = 0.0;
        rowR = Load_AUX(2, r);
        rowRp1 = Load_AUX(2, r+1);
        InnerLoop(1, rowR, rowRp1, i); <-[59%]
        for(i=rowR; i<rowRp1; i++) {
            sum = sum + LoadD(x, Load_AUX(3, i)) * Load_AUX(1, i);
        }
    }
}
InnerLoopEnd;
StoreD(y, r, sum);
}
InnerLoopEnd;
}
OuterLoopEnd;
The \texttt{SparseCompRow\_matmult()} (Listing 6.1) function requires the parallelising three loops: an outer loop and two inner loops. The first loop on line 12 is set as the outer loop with an L-API transformation applied, that consumes approximately 3\% of the overall execution time. The second loop is parsed as an inner loop that consumes approximately 15\% on line 14. The internals of the second loop have two load constructs and a single store construct. The second inner loop has multiple load constructs with approximately 59\% consumed of each execution time.

Each loop is associated with a chunk of iterations that are calculated by the PPE L-API kernel. The consumption of all load requests either resides on the active SPE or in the LS of the remaining SPEs or in main memory. The L-API load instruction also performs checks to ensure the right data is used. Once the inner most loop completes, the PC performs a store L-API routine that simply stores data into the correct iteration.

All L-API loops perform an associated end loop routine that registers the end of loop execution with the L-API PPE kernel on the PPE. The remaining percentage of execution time is reserved for variable state and context maintenance, including monitoring mailbox, signal registers and PPE kernel maintenance routines.

Figure 6.1: Sparse matrix multiply application SPE execution time using a small dataset. Mean results after ten runs.
Figure 6.2: L-API PPE kernel functions for sparse matrix multiply application SPE execution time using a small dataset. Mean results after ten runs.

- Violation detection: 22.5%
- Shutdown checker: 9.68%
- Mailbox Monitor: 58.24%
- Request Resolver: 8.76%
- Loop registration: 0.00%
- Loop deregistration: 0.01%
- Region registration: 0.00%
- Region deregistration: 0.00%
- Region interrupt: 0.81%

Figure 6.1 provides the computation times for all SPEs (mean time over 10 test runs) using a small dataset. SPEs 3 to 6 consume a similar amount of time, but SPEs 1 and 2 consume significantly less.

Accompanying the execution timings are the service callbacks for the sparse application (small dataset) in Figure 6.2. This figure shows the utilisation of callback functions performed on the PPE. Approximately 58% of execution time was devoted to mailbox monitoring, 22.5% used for recovery (violation detection), approximately 10% for checking shutdown requests (shutdown checker) and less than 0.9% used for the remaining functions. Even though the figure shows 0.00% for some methods, raw-results show some execution time for loop registration and deregistration but this occurs very quickly and does not consume significant amount of execution time.
Combining results from Figure 6.1 and Figure 6.2 illustrates the difference in the SPEs execution time. A violation must have occurred which affected SPEs 3 - 6 and therefore the resolution and correct values with rollback must naturally increase overall execution time, as per Section 5.4.

Increasing the dataset to a larger input as shown in Figure 6.3, showed a reversed trend whereby, SPEs 1 - 4 show an increased execution time.
compared to SPEs 5 - 6.
Utilisation of PPE functions which is shown in Figure 6.4 shows a similar outcome to a smaller dataset (see Figure 6.2), resulting in a deterministic pattern.

### 6.1.3 Jacobi Successive Over-Relaxation Application

The SOR (Jacobi successive over-relaxation) application operates on two datasets: 100 × 100 (SOR_SM) and 1000 × 1000 (SOR_LG) grids. Such an application can be used to solve a Laplace equation in 2D with Dirichlet boundary conditions [Pozo and Miller, 2004].

Listing 6.2: Jacobi successive over-relaxation SPE code.

```c
#include "kernel.h"

void SOR_execute() {
    unsigned int M_size_start = _i_SizeBeginPrimary;
    unsigned int M_size_end = _i_SizeEndPrimary;

    unsigned int N_size_start = _i_SizeBeginSecondary;
    unsigned int N_size_end = _i_SizeEndSecondary;

    if (N_size_start == 0) {
        N_size_start++;
    }

    if (M_size_start == 0) {
        M_size_start++;
    }

    double omega = 1.25;
    double omega_over_four = omega / 4;
    double one_minus_omega = 1.0 - omega;
```
unsigned int p;
unsigned int i;
unsigned int j;

double *Gi;
double *Gim1;
double *Gip1;

OuterLoop(0, Lower_IPC, Upper_IPC, p);
for (p=Lower_IPC; p<Upper_IPC; p++) {
  InnerLoop(0, M_size_start, M_size_end, i);
  for (i=M_size_start; i<M_size_end; i++) {
    Gi = Load_DPTR(i);
    Gim1 = Load_DPTR(i-1);
    Gip1 = Load_DPTR(i+1);
    InnerLoop(1, N_size_start, N_size_end, j);
    for (j=N_size_start; j<N_size_end; j++) {
      StoreD(Gi, j, omega_over_four * (LoadD(Gim1, j) 
            + LoadD(Gip1, j) + LoadD(Gi, j-1) 
            + LoadD(Gi, j+1) + one_minus_omega * LoadD(Gi, j)));
    }
    InnerLoopEnd;
  }
  InnerLoopEnd;
}
OuterLoopEnd;

The SOR_execute() (Listing 6.2) function comprises three loops that are parallelised using the SPE L-API kernel constructs, as per Section 5.2. Overall, the format is similar to the sparse matrix application whereby there is a single outer loop with two inner loops. The outer loop consumes approxi-
mately 3%, followed by an inner loop that consumes 12% of execution time which performs three L-API load routines. The most that the inner loop consumes is approximately 68% of execution time, performing a store routine with five load routines.

Figure 6.5: Jacobi successive over-relaxation SPE execution time using a small dataset.

Figure 6.5 showcases results for all SPEs for the Jacobi application. SPEs 1, 5 and 6 show average execution times of 619ms, 703ms and 800ms, respectively. SPEs 2 to 4 show a larger average execution times of 1268ms, 1287ms and 1369ms. A reasonable conclusion to the increased execution time is due to recovery, whereby, a violation occurred and effected SPEs 2 to 4 (see Figure 6.6).
Figure 6.6: L-API PPE kernel functions for Jacobi Successive Over-Relaxation Application SPE Execution Time Using a Small Dataset. Mean results after ten runs.

![Bar chart showing execution time distribution for different kernel functions.]

Violation detection: 19.63%
Shutdown checker: 10.05%
Mailbox monitor: 60.32%
Request resolver: 9.20%
Loop registration: 0.00%
Loop deregistration: 0.01%
Region registration: 0.00%
Region deregistration: 0.01%
Region interrupt: 0.76%

Figure 6.6 demonstrates the execution distribution as a percentile. Approximately 19.63% of execution on the PPE was devoted to resolution of violations (violation detection) and a larger percentage of 60% used for mailbox monitoring. The distribution is similar to the sparse matrix application (see Figure 6.2).

Figure 6.7: Jacobi successive over-relaxation SPE execution time using a large dataset.

![Bar chart showing execution time for different SPEs.]

SPE1: 30.4 sec
SPE2: 30.3 sec
SPE3: 30.5 sec
SPE4: 30.1 sec
SPE5: 30.0 sec
SPE6: 30.1 sec

Execution time (sec)
Increasing the data input shows a distribution that tends to uniformity i.e. all SPEs complete in just over 30 seconds as shown in Figure 6.7.

Figure 6.8: L-API PPE kernel functions for Jacobi successive over-relaxation application SPE execution time using a large dataset. Mean results after ten runs.

- Violation detection: 6.47
- Shutdown checker: 10.58
- Mailbox monitor: 64.11
- Request resolver: 18.77
- Loop registration: 0.00
- Loop deregistration: 0.03
- Region registration: 0.00
- Region deregistration: 0.00
- Region Interrupt: 0.03

The results from Figure 6.8 show a similar trend. However, there is a significant reduction in recovery (violation detection) by 13%. This could be explained by early violation detection and reducing the likelihood of violations at later stages of the application runtime, that is, increasing the dataset results in early violation detection and recovery.

Listing 6.3: Dense LU matrix factorisation application SPE code.

```c
#include "kernel.h"

void LU_copy_matrix () {
    double **A = (double **)Load_AUX_PTR2(1, 0, 0);
    double **lu = (double **)Load_AUX_PTR2(2, 0, 0);
    unsigned int i;
    unsigned int j;
    double data;
```
OuterLoop(0, Lower_IPC, Upper_IPC, i); <-3%
for (i=Lower_IPC; i<Upper_IPC; i++) {
    InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, i); <-71%
    for (j=_i_SizeBeginPrimary; j<_i_SizeEndPrimary; j++) {
        Store_DDA(lu, i, j, Load_DDA(A, i, j));
    }
    InnerLoopEnd;
}
OuterLoopEnd;

int LU_factor() {
    double **A = (double **)Load_AUX_PTR2(1, 0, 0);
    int *pivot = (int *)Load_AUX_PTR(3, 0);
    unsigned int minMN; // = M < N ? M : N;
    unsigned int j = 0;
    double *Aii;
    double *Aj;
    double AiiJ;
    double ab;
    int jj;
    double recp;
    double t;
    unsigned int i;
    unsigned int jp;
    unsigned int k;
    unsigned int ii;

    OuterLoop(0, Lower_IPC, Upper_IPC, j); <-26%
    for (j=Lower_IPC; j<Upper_IPC; j++) {
        /* find pivot in column j and test for singularity */
        jp=j;
44 \( t = \text{fabs}(\text{Load_AUX2}(1, j, j)) \); 
45
46 \text{InnerLoop}(0, j+1, _i\_SizeEndPrimary, i); <\![15\%]\] 
47 \text{for}(i=j+1; i<_i\_SizeEndPrimary; i++) \{ 
48 \quad \text{ab} = \text{fabs}(\text{Load_AUX2}(1, i, j)); 
49 \quad \text{if}(\text{ab} > t) \{ 
50 \quad \quad \text{jp} = i; 
51 \quad \quad t = \text{ab}; 
52 \quad \} 
53 \}\text{InnerLoopEnd}; 
54
55 \text{StoreI}(\text{pivot}, j, \text{jp}); 
56
57 \text{if}(\text{jp} != j) \{ 
58 \quad \text{/* swap rows } j \text{ and } \text{jp} */ 
59 \quad \text{double } tA = \text{Load_AUX_PTR2}(1, j, 0); // A 
60 \quad \text{Store_DDA}(A, j, 0, \text{Load_DDA}(A, \text{jp}, 0)); 
61 \quad \text{Store_DDA}(A, \text{jp}, 0, tA[0]); 
62 \}\}
63
64 \text{if}(j<_i\_SizeEndPrimary-1) \{ \text{/* compute elements } j+1:M \text{ of } j \text{th column } */ 
65 \quad \text{/* note } A(j, j) \text{, was } A(\text{jp, p}) \text{ previously } 
66 \quad \text{which was */} 
67 \quad \text{/* guaranteed not to be zero (Label #1) */} 
68 \}
69 \text{recp} = 1.0 / \text{Load_DDA}(A, j, j); 
70
71 \text{InnerLoop}(1, j+1, _i\_SizeEndPrimary, k); <\![31\%]\] 
72 \text{for}(k=j+1; k<_i\_SizeEndPrimary; k++) \{ 
73 \quad \text{Store_DDA}(A, k, j, \text{Load_DDA}(A, j, j) * 
74 \quad \text{recp}); 
75 \}\text{InnerLoopEnd}; 
76
140
if (j < minMN-1) {
    /* rank-1 update to trailing submatrix:
        E = E - x*y; */
    /* E is the region A(j+1:M, j+1:N) */
    /* x is the column vector A(j+1:M, j) */
    /* y is row vector A(j, j+1:N) */
    InnerLoop(3, j+1, _i_SizeEndPrimary, ii);
    <---[12%]

    for (ii = j+1; ii < _i_SizeEndPrimary; ii++) {
        Aii = Load_AUX_PTR(1, ii); //
        Load_DPTR(ii); //A
        Aj = Load_AUX_PTR(1, j); //Load_DPTR(j); //A
        AiiJ = LoadD(Aii, j);
        InnerLoop(4, j+1, _i_SizeEndSecondary, ii);<---[20%]
        for (jj = j+1; jj < _i_SizeEndSecondary; jj++) {
            StoreD(Aii, jj, LoadD(Aii, jj) - AiiJ * LoadD(Aj, jj));
        }
    }
    InnerLoopEnd;
    }  
    InnerLoopEnd;
}
}
OuterLoopEnd;
return 0;
6.1.4 Dense LU Matrix Factorisation Application

The LUCPYMX application (dense LU matrix factorisation) computes the LU factorisation of a dense matrix using partial pivoting. The algorithm is the right-looking version of LU with rank-1 updates [Pozo and Miller, 2004]. The LU_copy_matrix() (Listing 6.3) function comprises five loops that are parallelised using the SPE L-API kernel constructs, as per Section 5.2.

The application comprises two functions that have multiple-loops L-API transformations. Firstly, the LU_copy_matrix() function contains a single outer loop that consumes 3% of overall SPE execution time and a further 71% of execution time is consumed by a single inner loop that simply performs a store routine on a double array with a single load routine. The second function in the application is the LU_factor(), which comprises a single outer loop and four inner loops. The outer loop consumes 16% of execution time with the first inner loop consuming 15%, second inner loop consuming 41%, third inner loop consuming 12% and the fourth (inner most) loop (embedded in the third loop) consuming approximately 20% of execution time.

Figure 6.9: Dense LU matrix factorisation SPE execution time using a small dataset.

Figure 6.9 provides the computation times for all SPEs for the dense LU matrix factorisation application. SPEs 1 – 4 show a much larger execution time when compared to SPEs 5 – 6. Figure 6.10 will provide the most likely
Figure 6.10: L-API PPE kernel functions for dense LU matrix factorisation application SPE execution time using a small dataset. Mean results after ten runs.

<table>
<thead>
<tr>
<th>Function</th>
<th>Execution time (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Violation detection</td>
<td>24.16</td>
</tr>
<tr>
<td>Shutdown checker</td>
<td>9.08</td>
</tr>
<tr>
<td>Mailbox monitor</td>
<td>55.38</td>
</tr>
<tr>
<td>Request resolver</td>
<td>10.00</td>
</tr>
<tr>
<td>Loop registration</td>
<td>0.00</td>
</tr>
<tr>
<td>Loop deregistration</td>
<td>0.01</td>
</tr>
<tr>
<td>Region registration</td>
<td>0.00</td>
</tr>
<tr>
<td>Region deregistration</td>
<td>1.33</td>
</tr>
<tr>
<td>Region interrupt</td>
<td>0.02</td>
</tr>
</tbody>
</table>

Conclusion.

Figure 6.10 shows the execution in percentage format. The L-API PPE kernel consumed approximately 24% of execution time for recovery (violation detection) with a greater percentile (55%) monitoring mailboxes. Increasing the dataset presented a more uniformed distribution in SPE execution time.

Figure 6.11: Dense LU matrix factorisation SPE execution time using a large dataset.

<table>
<thead>
<tr>
<th>SPE</th>
<th>Execution time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPE1</td>
<td>2661</td>
</tr>
<tr>
<td>SPE2</td>
<td>2571</td>
</tr>
<tr>
<td>SPE3</td>
<td>2640</td>
</tr>
<tr>
<td>SPE4</td>
<td>2531</td>
</tr>
<tr>
<td>SPE5</td>
<td>2485</td>
</tr>
<tr>
<td>SPE6</td>
<td>2504</td>
</tr>
</tbody>
</table>

Increasing the dataset size, significantly modifies the execution pattern,
Figure 6.12: L-API PPE kernel functions for dense LU matrix factorisation Application SPE execution time using a small dataset. Mean results after ten runs.

![Execution time chart]

as shown in Figure 6.11. The execution times are fairly uniform, with all SPEs completing around a mean value of 2565ms. However, increasing the dataset size has also increased the violation recovery rate.

As shown in Figure 6.12, the L-API PPE kernel experiences a large percentage (47%) for recovery (violation detection) which explains the increased execution time in Figure 6.11 when compared to the results in Figure 6.9; similarly the increase in dataset size reflects the increased computation time.

\[ y = \sqrt{1 - x^2} \]  \hspace{1cm} (6.1)

6.1.5 Array 2D Copy Application

The ARR (Array 2D Copy) application is a simple 2D copy array algorithm. The array is extracted from the Monte Carlo integration application that approximates the value of pi by computing the integral of the quarter circle, Equation 6.1 on [0,1]. It chooses random points with the unit square and computes the ratio of those within the circle. The algorithm exercises random
number generators, synchronised function calls and function in lining.

Listing 6.4: Array 2D copy application SPE code.

```c
#include "kernel.h"

void Array2D_double_copy () {
    unsigned int remainder = _i_SizeEndSecondary & 3; /* N mod 4 */
    unsigned int i = 0;
    unsigned int j = 0;
    double *Bi;
    double *Ai;
    OuterLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, i);
    for (i = _i_SizeBeginPrimary; i < _i_SizeEndPrimary; i++) {
        Bi = Load_AUX_PTR(0, i); // double **B
        Ai = Load_AUX_PTR(1, i); // double **A
        InnerLoop(1, remainder, _i_SizeEndSecondary, j);
        for (j = remainder; j < _i_SizeEndSecondary; j += 4) {
            Store_SA_AUX(1, Ai, j, Load_SA_AUX(0, Bi, j));
            Store_SA_AUX(1, Ai, j + 1, Load_SA_AUX(0, Bi, j + 1));
            Store_SA_AUX(1, Ai, j + 2, Load_SA_AUX(0, Bi, j + 2));
            Store_SA_AUX(1, Ai, j + 3, Load_SA_AUX(0, Bi, j + 3));
        }
    }
    InnerLoopEnd;
}
OuterLoopEnd;
```

145
The `Array2D_double_copy()` function (Listing 6.1.5) comprises two loops, which are parallelised using the SPE L-API kernel constructs (see Section 5.2). The application comprises two loops with a single outer loop consuming 12% of execution time that consists of two load pointer routines and a single inner loop consuming approximately 57%, which has three store routines with an associated one of three load routines.

Figure 6.13: Array 2D copy SPE execution time using a small dataset.

Figure 6.13 provides the computation times for all SPEs for the array 2D copy application. SPEs 1 – 4 have a much higher computation time when compared to SPEs 5 – 6.
Figure 6.14: L-API PPE kernel functions for array 2D copy application SPE execution time using a small dataset. Mean results after ten runs.

<table>
<thead>
<tr>
<th>Function</th>
<th>Execution time (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Violation detection</td>
<td>0.00</td>
</tr>
<tr>
<td>Shutdown checker</td>
<td>13.94</td>
</tr>
<tr>
<td>Mailbox monitor</td>
<td>83.61</td>
</tr>
<tr>
<td>Request resolver</td>
<td>0.00</td>
</tr>
<tr>
<td>Loop registration</td>
<td>0.00</td>
</tr>
<tr>
<td>Loop deregistration</td>
<td>0.00</td>
</tr>
<tr>
<td>Region registration</td>
<td>0.01</td>
</tr>
<tr>
<td>Region deregistration</td>
<td>0.02</td>
</tr>
<tr>
<td>Region interrupt</td>
<td>2.41</td>
</tr>
</tbody>
</table>

Figure 6.14 shows a higher utilisation for shutdown requests (Shutdown Checker), and a 13.94% utilisation for recovery and small percentage for the remaining functions. Therefore, SPEs 1 – 4 complete their execution approximately at the same rate as SPE 4 – 5. However, SPEs that complete their copy process must wait until all SPEs have completed execution.

Figure 6.15: Array 2D copy SPE execution time using a medium dataset.

<table>
<thead>
<tr>
<th>SPE 1</th>
<th>Execution time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPE2</td>
<td>3045</td>
</tr>
<tr>
<td>SPE3</td>
<td>3216</td>
</tr>
<tr>
<td>SPE4</td>
<td>3094</td>
</tr>
<tr>
<td>SPE5</td>
<td>3156</td>
</tr>
<tr>
<td>SPE6</td>
<td>3100</td>
</tr>
<tr>
<td>SPE6</td>
<td>2857</td>
</tr>
</tbody>
</table>

Increasing the data input size (medium) as shown in Figure 6.15 presents a similar result to a small dataset. However, SPEs 1 – 5 show similar execution
time with an average completion time of 3122 ms and SPE 6 with only 8.5% lower execution time of 2857 ms.

Figure 6.16: L-API PPE kernel functions for array 2D Copy application SPE execution time using a medium dataset. Mean results after ten runs.

Results from Figure 6.16 do not show a significant change in PPE utilisation when compared to the results in Figure 6.14.

Figure 6.17: Array 2D copy SPE execution time using a large dataset.

Figure 6.17 shows an unified distribution of execution time. Therefore, increasing the dataset (large) the PPE is able to service all SPE requests at
similar timings.

Figure 6.18: L-API PPE kernel functions for array 2D copy application SPE execution time using a large dataset. Mean results after ten runs.

Results from Figure 6.18 do not show a significant change in PPE utilisation. The results in Figure 6.14 and Figure 6.16 result in similarity in execution time for all kernel functions.

6.1.6 Fast Fourier Transform Application

The FFT (fast Fourier transform) application performs a one-dimensional forward transform of 4000 complex numbers, demonstrating the use of complex arithmetic, shuffling, non-constant memory references and trigonometric functions. The application is split into two main functions, with the first part performing bit-reversal portion (no flops) and the second part performing the actual $N\log(N)$ computational steps [Pozo and Miller, 2004].

Listing 6.5: FFT Application SPE code.

```
1 #include "kernel.h"
2 #include <simdmath.h>
3
```

149
```c
#define PI 3.1415926535897932

static void FFT_transform_internal(int direction) {
    /* bit reverse the input data for decimation in
       time algorithm */
    double *data = Load_DPTR(0);

    unsigned int bit;
    unsigned int dual = 1;

    double w_real;
    double w_imag;
    unsigned int a;
    unsigned int b;

    double theta;
    double s;
    double t;
    double s2;

    int i;
    int j;

    double wd_real;
    double wd_imag;

    double tmp_real;
    double tmp_imag;

    double z1_real;
    double z1_imag;

    FFT_bitreverse();

    // printf("FFT_bitreverse done %i \n", _i_SPEIdentifier);
/* apply fft recursion */
/* this loop executed int_log2(N) times */

OuterLoop(0, Lower_IPC, Upper_IPC, bit); /* [32%]

for (bit = Lower_IPC; bit < Upper_IPC; bit++, dual += 2) {
    w_real = 1.0;
    w_imag = 0.0;

    theta = 2.0 * direction * PI / (2.0 * (double) dual);
    s = sin(theta);
    t = sin(theta / 2.0);
    s2 = 2.0 * t * t;

    InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, bit); /* [22%]

    for (a=_i_SizeBeginPrimary, b = _i_SizeBeginPrimary; b < _i_SizeEndPrimary; b+= 2 * dual) {
        i = b;
        j = (b + dual);
        wd_real = LoadD(data, j);
        wd_imag = LoadD(data, j+1);
        StoreD(data, j, LoadD(data, i+1) - wd_real);
        StoreD(data, j+1, LoadD(data, i+1) - wd_imag);
        StoreD(data, i, LoadD(data, i) + wd_real);
        StoreD(data, i+1, LoadD(data, i+1) + wd_imag);
    }
}

InnerLoopEnd;

/* a = 1 .. (dual-1) */
InnerLoop(1, 1, dual, a); <-[7%]
for (a = 1; a < dual; a++) {
    /* trignometric recurrence for w-> exp(i theta) w */
    tmp_real = w_real - s * w_imag - s2 * w_real;
    tmp_imag = w_imag + s * w_real - s2 * w_imag;
    w_real = tmp_real;
    w_imag = tmp_imag;
}
InnerLoopEnd;

InnerLoop(2, _i_SizeBeginPrimary, _i_SizeEndPrimary, b); <-[26%]
for (b = _i_SizeBeginPrimary; b < _i_SizeEndPrimary; b += 2 * dual) {
    i = 2*(b + a);
    j = 2*(b + a + dual);
    z1_real = LoadD(data, j);
    z1_imag = LoadD(data, j+1);
    wd_real = w_real * z1_real - w_imag * z1_imag;
    wd_imag = w_real * z1_imag + w_imag * z1_real;
    StoreD(data, j, LoadD(data, i) - wd_real);
    StoreD(data, j+1, LoadD(data, i+1) - wd_imag);
    StoreD(data, i, LoadD(data, i) + wd_real);
    StoreD(data, i+1, LoadD(data, i+1) + wd_imag);
}
InnerLoopEnd;
}
OuterLoopEnd;
```c
int FFT_bitreverse() {
    int N = _i_SizeEndPrimary; //_i_SizeEndPrimary;
    double *data = Load_AUX_PTR(1, 0); // Load_PTR(0);

    /* This is the Goldrader bit-reversal algorithm */
    unsigned int n=N/2;
    unsigned int nm1 = n–1;
    unsigned int i=0;
    unsigned int j=0;
    int ii;
    int jj;
    unsigned int k;
    double tmp_real;
    double tmp_imag;

    OuterLoop(0, 0, nm1, i); <-[99%]
    for(i=0; i < nm1; i++) {
        /∗int ii = 2*i; ∗/
        ii = i << 1;

        /∗int jj = 2*j; ∗/
        jj = j << 1;

        /∗ int k = n / 2 ; ∗/
        k = n >> 1;

        if (i < j) {
            tmp_real = Load_AUX(1, ii); //LoadD(data, ii)
            tmp_imag = Load_AUX(1, ii+1); //LoadD(data, ii+1);
            Store_AUX(1, ii, Load_AUX(1, jj));
            Store_AUX(1, ii+1, Load_AUX(1, jj+1));
            Store_AUX(1, jj, tmp_real);
            Store_AUX(1, jj+1, tmp_imag);
```
while (k <= j && (k!=0 && j!=0)) {
    /* j = j - k; */
    j -= k;
    /* k = k / 2; */
    k >>= 1;
}

j += k;

}  

OuterLoopEnd;

return 0;

}  

void FFT_inverse() {

    int N = __SizeEndPrimary;
    double *data = DATA_PTR_PRIMARY(__CACHE_DOUBLE, 0);
    int n = N/2;
    double norm = 0.0;
    unsigned int i;

    FFT_transform_internal(+1);

    /* Normalize */
    norm=1/((double) n);

    OuterLoop(0, __SizeBeginPrimary, __SizeEndPrimary, i); <[99%]
    for (i=__SizeBeginPrimary; i<__SizeEndPrimary; i++)
    {
        StoreD(data, i, LoadD(data, i) * norm);
    }
    OuterLoopEnd;
}
The FFT_transform_internal() function (Listing 6.5) comprises three functions that are parallelised using the SPE L-API kernel constructs – see Section 5.2. The FFT application is built from three functions: the first function, static void FFT_transform_internal(int direction), consists of a single outer loop that consumes approximately 32% of execution time followed by an inner loop that performs a six load routines and four store routines that consumes 22% of execution time. A second inner loop performs no L-API load or store functions, followed by a third inner loop that is similar to the first inner loop that consumes approximately 26% of execution time. The second function int FFT_bitreverse() consists of a single loop with multiple load and store routines which consumes approximately 99% of execution time. The final function in the application is the void FFT_inverse() which all consists of a single loop that consumes 99% of the execution time.

Figure 6.19: FFT application SPE execution time using a small dataset.

Figure 6.19 provides the computation times for all SPEs for the FFT application. SPEs 1 – 3 and 5 complete execution at an average of 61 ms; SPE 4 completes in a much higher time of 79 ms and SPE 6 completes in a much lower time of 45 ms.
Figure 6.20: L-API PPE kernel functions for FFT application SPE execution time using a small dataset. Mean results after ten runs.

<table>
<thead>
<tr>
<th>Function</th>
<th>Execution time (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Violation detection</td>
<td>22.25</td>
</tr>
<tr>
<td>Shutdown checker</td>
<td>6.96</td>
</tr>
<tr>
<td>Mailbox monitor</td>
<td>41.96</td>
</tr>
<tr>
<td>Request resolver</td>
<td>17.61</td>
</tr>
<tr>
<td>Shutdown checker</td>
<td>0.01</td>
</tr>
<tr>
<td>Loop registration</td>
<td>0.06</td>
</tr>
<tr>
<td>Loop deregistration</td>
<td>0.78</td>
</tr>
<tr>
<td>Region registration</td>
<td>0.01</td>
</tr>
<tr>
<td>Region deregistration</td>
<td>0.04</td>
</tr>
<tr>
<td>Region interrupt</td>
<td>10.22</td>
</tr>
</tbody>
</table>

Results from Figure 6.20 show a sporadic change in PPE utilisation. Recovery (violation detection) consumes an approximate 22.25%, shutdown requests (shutdown checker) utilises 6.96%, mailbox monitor utilises a larger 41.96%, region interrupt consumes 10.22% and the remaining functions consume less than 1%.

Figure 6.21: FFT application SPE execution time using a large dataset.

Increasing the dataset size increases the computation time for each SPE, as shown in Figure 6.21. In comparison with Figure 6.19, the increases in
computation times follow a similar trend with the only difference being the increased time per SPE.

Figure 6.22: L-API PPE kernel functions for FFT application SPE Execution time using a large dataset. Mean results after ten runs.

However, the results from Figure 6.22 reflect a different trend when compared to Figure 6.20, with mailbox monitoring consuming a greater percentage for a small dataset, the current results for a larger dataset, the mailbox monitoring is significantly reduced to 15.72%, with shutdown request consuming the largest percentage of 65.15%.
Table 6.4: Completion state matrix for SciMark application without L-API
transformations. Application with a Yes status for completion represents a
successful execution. Partial status represents the incorrect result generated
from execution. Failed status represents a complete failure of the application,
execution failure.

<table>
<thead>
<tr>
<th>Application</th>
<th>Dataset</th>
<th>Completed</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sparse matrix multiply</td>
<td>Small</td>
<td>Yes</td>
<td>Passed</td>
</tr>
<tr>
<td>Sparse matrix multiply</td>
<td>Large</td>
<td>Yes</td>
<td>RAW</td>
</tr>
<tr>
<td>Jacobi successive over-relaxation</td>
<td>Small</td>
<td>Partial</td>
<td>RAW</td>
</tr>
<tr>
<td>Jacobi successive over-relaxation</td>
<td>Large</td>
<td>Partial</td>
<td>RAW</td>
</tr>
<tr>
<td>Dense LU matrix factorisation</td>
<td>Small</td>
<td>Yes</td>
<td>Passed</td>
</tr>
<tr>
<td>Dense LU matrix factorisation</td>
<td>Large</td>
<td>No</td>
<td>Failed</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Small</td>
<td>Yes</td>
<td>Passed</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Medium</td>
<td>Partial</td>
<td>RAW</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Large</td>
<td>Partial</td>
<td>RAW</td>
</tr>
<tr>
<td>Fast Fourier transform</td>
<td>Small</td>
<td>Yes</td>
<td>Passed</td>
</tr>
<tr>
<td>Fast Fourier transform</td>
<td>Large</td>
<td>No</td>
<td>Failed</td>
</tr>
</tbody>
</table>

6.2 Comparative Analysis

The previous subsections provide results for all applications using the L-API
framework. This section explores the same applications without utilising the
L-API framework, thus presenting results and observations when attempting
to apply the original benchmark code to a single SPE – see Appendix E².

Table 6.4 lists the results when strictly applying the SciMark benchmark
to the IBM Cell processor without any L-API transformations. All applica-
tions with a small dataset successfully complete execution without any issues.
However, increasing the dataset size for all applications resulted in either a
partial or failed execution.

Increasing the dataset size resulted in either RAW or complete applica-
tion failure whereby the system was unable to recover (application crashed),
causing the default operating system operation of application process thread

²See Figure E.1.
termination. This behaviour was most common throughout the test runs. On a few occasions, most applications did complete successfully with a large dataset. However, this occurrence was very rare and therefore the application was considered to have failed.

In contrast, the array 2D copy matrix application completed on all datasets, but increasing the dataset size did cause some of the SPEs to use the wrong data due to RAW hazards. In each cases, the active SPE would use stale data when it should have waited to use the updated data which resulted in partial completion but an incorrect final result.

Table 6.5: L-API performance improvement matrix.

<table>
<thead>
<tr>
<th>Application</th>
<th>Dataset</th>
<th>L-API</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sparse matrix multiply</td>
<td>Small</td>
<td>22.5%</td>
</tr>
<tr>
<td>Sparse matrix multiply</td>
<td>Large</td>
<td>20.73%</td>
</tr>
<tr>
<td>Jacobi successive over-relaxation</td>
<td>Small</td>
<td>19.63%</td>
</tr>
<tr>
<td>Jacobi successive over-relaxation</td>
<td>Large</td>
<td>6.47%</td>
</tr>
<tr>
<td>Dense LU matrix factorisation</td>
<td>Small</td>
<td>24.16%</td>
</tr>
<tr>
<td>Dense LU matrix factorisation</td>
<td>Large</td>
<td>6.47%</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Small</td>
<td>0%</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Medium</td>
<td>0%</td>
</tr>
<tr>
<td>Array 2D copy matrix</td>
<td>Large</td>
<td>0%</td>
</tr>
<tr>
<td>Fast Fourier transform</td>
<td>Small</td>
<td>22.25%</td>
</tr>
<tr>
<td>Fast Fourier transform</td>
<td>Large</td>
<td>8.34%</td>
</tr>
</tbody>
</table>

Applying the L-API framework (transformations to the code) resulted all in applications executing successfully and, more importantly, Table 6.5 outlines the actual performance improvement gained when using the L-API for each application.

Taking all the L-API results, divided by the total number of applications, gives an average 11% recovery improvement and all application completed successfully when using the L-API framework, excluding those applications where no improvement at all was seen, the speed increased on average by 16.3%. Another observation made affecting the framework is the dataset
size, such that, increasing the dataset reduces the recovery time for each application, as fewer violations are encountered when compared to a small dataset. The framework overhead is consistently higher, with increased violation recovery, but still resulting in a successfully completed application.

6.3 Summary

All applications in the SciMark benchmark were simple to parallelise using the L-API constructs. L-API kernels, operating on both processor types, functions consistently, with kernel functions operating as designed. Loops were successfully transformed with constructs, with the coupling of load and store constructs resulting in the degradation of the overall performance.

Interestingly, in order for correct use of data by an SPE, load and store constructs were absolutely imperative and therefore SPEs did result in a suspended state whereby the entire SPE context would wait until a signal message was received from either an SPE or the PPE. This is normal architectural behaviour when employing SPE mailboxes. This can be considered as a benefit because of the reduced overall power consumption when an SPE is in a suspended state. However, no other work can be done by the SPE until a signal arrives. An SPE would typically wait for a signal notification, otherwise mailboxes are utilised while the SPE context is in an active processing state.

With the use of a single SPE the results reflected more favourably towards non-L-API transformed code due to large overheads. Results from L-API SPE kernels for each application show a greater dependence on the odd-pipeline (see Section 4.5 and Appendix D), moreover such functions (L-API SPE kernel functions) would operate more consistently on traditional processor architectures. However, the original design of the SPEs was to accelerate mathematical code and it was not designed for the general-purpose algorithms that are prevalent in the SPE L-API kernels.
When comparing both non- and with L-API versions of the applications, the comparisons differed quite significantly. Executing the SciMark framework on multiple SPEs resulted in either successful, partial or failed execution. However, applying the L-API framework resulted in all applications executing successfully with an overall 11% improvement recovery rate.
Chapter 7

Conclusion

Chip-multicore processor dies continue to shrink in dimensions, while traditional microarchitectural processors that are used to deliver higher performance, with deeper pipelining, have become increasingly expensive, despite their diminished performance improvements. Workloads with inherent parallelism are able to take advantage of such processors. This thesis proposes software support for a heterogeneous chip-multicore processor using a bespoke software framework (L-API) that empowers programmers to harness the underlying hardware through simple API calls.

The two fundamental research questions that have driven this study are: how can dependencies presented in complex code, which use both hardware and software, be handled and how can workloads be evenly distributed across an asymmetrical processor.

Dependencies are handled by the L-API framework that handles low-level data hazards and automatically recovers the application from such hazards without programmer intervention.

The L-API framework ensure workloads are distributed across an asymmetrical processor by decomposing for loop iterations into groups. The total number of groups generated by the L-API framework equals the total number of SPEs available on the Cell processor. Each group is then controlled by
the PPE while ensuring workloads (groups) are maintained and monitored by the PPE L-API kernel.

This thesis is validated through a detailed evaluation of SciMark [Pozo and Miller, 2004] benchmark applications measured on a realistic IBM simulator and the IBM Cell chip-multiprocessor.

The next section reviews in detail the findings and contributions from this thesis and then discuss possible directions for future work. This is followed by summarising the most important lessons to be taken from this research.

7.1 Findings

The results and analysis presented in Chapter 6 provide a detail analysis of the L-API framework applied to five applications from the SciMark benchmark. This section will briefly describe the findings captured from the analysis presented in the previous chapter.

The findings are grouped as follows:

1. Without the L-API framework, not all applications were able to complete using all available datasets.

2. When the L-API framework is applied to any application from the SciMark benchmark using any dataset, all applications complete without error.

3. Meaningful violations are detected by locating precise memory addresses. This is achieved through Cell’s DMA mechanism coupled with L-API framework that tracks in real-time the location of all data variables used (provided those variables are registered with L-API) that may or may not produce a data violation.

4. Applications using a small dataset saw an improvement of 17% in completion. Completion is defined as successful violation detection, res-
olution and rollback (if applicable) when compared to a non-L-API version.

5. Applications using a larger dataset saw an improvement of 16% in completion when compared to a non-L-API transformation. Completion is defined as successful violation detection, resolution and rollback (if applicable) when compared to a non-L-API version.

6. Overall improvement recovery rate was 11% (mean).

7. Not all applications were successfully completed when the L-API is not applied. Also, for some applications that did complete successfully, the final calculated result was incorrect (see Table 6.4).

8. The L-API utilised a significant number of available resources from the Cell microprocessor for the L-API framework.

9. The L-API framework is modular in software design but the communication mechanisms are heavily reliant on the Cell’s underlying communication mechanisms, in particular DMA. However, through additional development, non-homogeneous processes can be supported.

The following section presents the main contributions from this research.

### 7.2 Contributions

The contributions of this study are located in the nexus between hardware and software, this is hypothesised into three groups:

1. A software-only approach does not take into account the functionality of hardware and therefore, a brute-force approach is implemented; moreover the results obtained may not reflect positively, and therefore the conclusion of hardware inability is the root cause.
2. A hardware-only approach using speculative assistance and cache line policies accelerates detection and enables correct dispersion of tasks across the processing cores. The programmer does not have any significant control over hardware operation (see Section 3.4.4).

3. A hybrid approach allows researchers to focus on the cooperation between software and hardware to perform the required task and accelerate the performance from both aspects more effectively (see Chapter 3).

Only when both elements work in harmony with a degree of synchronisation towards a mutual goal is a task completed. Hardware and software need to coexist and function more effectively on current and new generation of multicore processors. Developing software that aids the detection of parallelism, and hardware to provide the transits, means that data movements across components can be better achieved through a greater understanding of both hardware functionality and software capability to enhance the given functionality from the available hardware.

The true test of any framework is its application to real-world code and systems. The Cell CMP presents itself as a challenge. However, due to its structure and hardware a programmer can easily visualise and implement systems to extrapolate potential performance while retaining software communication through software control more readily. The contribution offered by the framework presented in this research attempts to demonstrate this marriage and in doing so further enhances the point of heterogeneous microprocessor architecture.

7.2.1 The Heterogeneous Approach

Compared to previous approaches that utilise TLS, this thesis contributes a cooperative approach that exploits the respective strengths of software and hardware and fortifies the interface between them. In other words, maximum
utilisation of the hardware is the priority; this creates efficiency savings with speed-up as a result. This could potentially facilitate current processes to be completed using more energy-efficient processors, saving time, power and money; playing a part in reducing greenhouse emissions and for this reason the ability to control hardware was vital and why the Cell was chosen. This thesis utilises most of the available components of the Cell processor to offload the logic overheads from the main processor.

Many proposals utilising generic processors have limited hardware control (see Section 3.4.4), requiring a greater dependency on abstracted software libraries with modified compiler support.

Through a new software framework whose instructions harness the underlying hardware, this in turn frees the developer and hardware from the burden of breaking programs into threads and to track registers from dependencies between them, while empowering the software (L-API) to deterministically parallelise programs without the cost and overheads of speculation.

This cooperative approach has many advantages over those that used either software or hardware in isolation, and it allows the implementation of aggressive software optimisations that harness the underlying hardware and distribution logic computation, and minimises both the complexity of confusing logic and the external costs of speculative instructions and additional computation overheads.

7.2.2 A Unified Support

Fully utilising the strengths of both hardware and software assists in the creation of efficient code and is considered to be vitally important. Thread-level speculation has matured but its premise of improved detection of data hazards (see Chapter 3) is quite limited. Speculation does not take full consideration of hardware traits and power consumption. Results from past research (see Section 3.1, 3.3, 3.4 and 4.3) use the SPEC benchmark which itself is oriented to scientific applications rather than everyday uses. More-
over, commercial code and general-purpose code have more in common and therefore benchmarks such as SPEC cannot be considered to be an ideal measure of performance.

Previous TLS studies are supported by hardware speculation but there is no hardware support of this nature used in this thesis which is unique because the implementation of the framework is modularised and can be adapted to the architectures with appropriate modification (however, some considerable effort is required but implementation is achievable).

This thesis has demonstrated software and hardware working in tandem in order to achieve a greater level of utilisation and thereafter focus on true performance achievement. With homogeneous multicore processors, a significant amount of hardware control is not visible to the programmer and therefore they have to rely on software libraries to achieve the required task, it is common to as seen in many past and current studies.

Moreover, heterogeneous processors such as the IBM Cell processor allow significant hardware access to better parallelise and utilise the available hardware. Traditional multicore processors (symmetric) have complex cache policies which are hidden from the programmer, and the application implementation must rely on given hardware logic to achieve a greater degree of parallelism which is not always the case (see Section 3.4.4).

7.2.3 A Comprehensive Evaluation of the L-API Framework

Another key contribution is the framework itself – see Chapter 5. It is designed to be simple to use by the programmer, while simultaneously harnessing the underlying hardware for bespoke software logic control and computation. Recovery is dealt with almost instantaneous, proper coordination of data repositories in both off- and on-chip memory on multiple processors.

Past research focused mainly on detailed speculation, which in most cases did not resolve hazards without increased overheads; the framework pre-
presented here provides comprehensive data distribution and hazard recovery without the need of any forms of speculation. The L-API framework exploits the underlying heterogeneous hardware efficiently.

7.3 Hindrances to the L-API Framework

During this study a number of limitations and hindrances were found, which will be addressed in this section. SciMark (a benchmark with multiple applications) is inherently straightforward to parallelise using the constructs from the Lyuba-Application Programming Interface (L-API) library. However, analysis of results has identified an area of improvement – the SPU pipeline constrains and limits due to it not being a true dual issue pipeline (as found in general-purpose processors).

It was found that hardware itself created two bottlenecks. Firstly, due to the hardware limitations of the SPE the L-API interface it is limited in its ability to process if statements, with associated branching, in comparison to other types of processors. Secondly, the code relating to mathematical operations should be optimised to better exploit hardware within the SPUs pipeline through the Cell SDK. Techniques such as branch processing and branch prediction instructions (for branching) should be enforced, notifying the SPU to stop fetching instructions and start processing instructions at a new program counter (new address) of instructions. Use of conditional (dependence on branch address comparison) and unconditional (constant branch address) would aid unnecessary if statement instructions and therefore reduce overall BR functional unit usage.

---

1see Chapter 5 for the L-API interface.

2see Chapter 6 and subsection 4.5.2.

3The IBM Cell has been specifically designed for fast vector processing and the SPEs are not ideally suited for general purpose code statements - if statements. These large numbers of questions challenge the SPE. However, due to the limited availability of heterogeneous microprocessors, the Cell was the only choice due to its availability and the options to program it.
However, the results do not show a huge improvement in performance of processed code. Also, research presents a framework that efficiently utilises the available hardware that can assist software frameworks to allow the extrapolation of sequential code. Research from past studies (see Chapter 3) places a greater focus on hardware implementations through a coarse-grained threaded pipelining system with software assistance; however, such research does not detail specific hardware resource utilisation.

The PPE element requires additional functional assets in order to cope with a large number of requests emanating from SPEs. If SPUs had a true dual-issue pipeline and did not share certain hardware resources while allowing multiple threads (minimum of two threads) to execute in parallel, then the issues outlined above could be alleviated to some degree.

Furthermore, L-API kernels functioning on the SPEs are increasingly too dependent on the PPE to resolve simple queries; hence, the waiting times (results\textsuperscript{4}) of the SPE were significantly large. Another limitation was measuring the power usage of the processor when executing applications in the SciMark benchmark; unfortunately avail such a resource was unable for this study.

Taking into consideration all the factors involved throughout this research, the findings are as follows:

1. Developing a framework to detect hazards on a multicore processor is complex.

2. Developing on a heterogeneous multicore processor such as the IBM Cell Broadband Engine was difficult to begin with, but once I understood the concepts and abstraction of the different available libraries for the Cell, programming became less complex.

3. The Cell itself is more suited to fast SIMD vector type code, especially for the SPEs.

\textsuperscript{4}See Chapter 6 for results and observations.
4. Hardware synchronisation is imperative to support thread-shared and global variables. Mutexes provide course-grained locks, but for fine-grain control, hardware synchronisation locks provide more control.

5. The L-API did not fully utilise all applicable resources of the SPE’s pipeline. Further optimisation of the L-API could attain a greater utilisation of code with mathematical operators. In other words, code that exhibits extensive mathematical operation; the L-API can detect hazards with such operators. Currently, the L-API only protects the application from hazards that are within shared or global variables.

6. Instead of focusing on speed-up equations, I believe the focus for measurement must be shifted from Amdhal’s law to microprocessor hardware utilisation. This metric provides a more realistic picture and can enhance the way systems use resources that are underutilised and attempt to optimise software components of a system that over-utilise hardware components.

7. The L-API over-utilised the PPE such that each SPE would send multiple requests for an active iteration; this must be reduced to one request for one iteration of a loop. As each SPE waited for a response, the PPE was not able to process all requests immediately. Therefore, the next version of the L-API must delegate response to in active SPEs, possibly using the overlay technique.

8. This needs to be a focus on modularity in software designs and possibly the application of L-API to other platforms including graphic processor units (GPUs).

However, problems do arise in heterogeneous processors: controlling the actions of specific components becomes complex, ensuring utilisation remains consistent and resource management may become tedious including, ensuring that the pipelines are kept busy with correct types of work. These software
and hardware limitations are evident in the current generation of the IBM Cell processor – see Chapter 4.

7.4 Future Work

Heterogeneous architectures are beginning to have a greater presence in both commercial and mobile platforms including graphic processor units (GPUs). Future work could entail the use of either parts of, or the complete, L-API framework. Due to its modular design and ease of use a greater focus can be placed on the development and enhancements of data hazard detection and recovery on such architectures as GPUs. The importance of hardware control should be considered by the programmer to further extrapolation of parallelism and improve hardware utilisation, accordingly.

As more scientific data is processed on GPUs due to vector-type data (inherently GPUs have a considerable number of vector processing units). Due to L-API modular design, the framework (L-API) has an opportunity to harness and provide value using GPUs. GPUs by design are heterogeneous, and the applicability of the L-API framework to such an architecture is well suited. However, the L-API currently supports scalar data types such as arrays (see Chapter 5), and therefore the framework must implement vector data which will require further enhancement to support the new capability. Another potential prospect is the ability to incorporate existing technologies that enhance the L-API framework.

Cuda and OpenCL technology allows programmers to efficiently distribute workloads across multiple devices. However, they only provide mechanisms for writing programs that execute across heterogeneous platforms consisting of central processing units (CPUs), graphics processor units (GPUs), DSPs and other processors, using traditional languages such as C, C++ and Fortran. For data dependence checking and recovering, additional mechanisms are required to deal with such hazards.
As proved in this study, the L-API is able to successfully recover from violations and produce the correct results at the end of execution. Coupling these sets of technologies (L-API with Cuda and/or OpenCL) can further enhance L-API to support multiple platforms using GPUs.
References


this paper includes corrections that were not made available in the printed proceedings. In Egan, G. K. and Muraoka, Y., editors, *ICS*, page 24. ACM.


[Madriles et al., 2008] Madriles, C., García-Quiñones, C., Sánchez, J., Mar-
Mitosis: A speculative multithreaded processor based on precomputation

(1999). The processor-memory bottleneck: problems and solutions. *Cross-
roads*, 5(3es).

superscalar processors. In Flahive, B. and Wexelblat, R. L., editors, *AS-

quantitative assessment of thread-level speculation techniques. In *IPDPS*,
pages 595–. IEEE Computer Society.

Thread-spawning schemes for speculative multithreading. In *HPCA*, pages
55–64. IEEE Computer Society.

Speculative multithreaded processors. In *Proceedings of the 12th interna-
tional conference on Supercomputing, ICS ’98*, pages 77–84, New York,
NY, USA. ACM.

ulative synchronization: Programmability and performance for parallel


183


192
Appendices
Appendix A

Emphasis on common function calls with description
Table A.1: Violation, recovery, load and store function prototypes.

<table>
<thead>
<tr>
<th>Prototype &amp; Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>void *ptf_SPEDataOutputViolationAnalyser(void *arg)</code></td>
</tr>
<tr>
<td><code>void *ptf_SPERecovery(void *unused)</code></td>
</tr>
<tr>
<td><code>void *ptf_SPEMonitorMailbox(void *arg)</code></td>
</tr>
<tr>
<td><code>void *ptf_SPERequestResolverScalar(void *arg)</code></td>
</tr>
<tr>
<td><code>void *ptf_SPERequestResolverScalar(void *arg)</code></td>
</tr>
</tbody>
</table>
Table A.1 shows additional information of L-API functions from the PPE kernel. These low-level functions provide auxiliary logic for the L-API, by abstracting low-level calls (embedded into auxiliary functions) assists L-API to harness the underlying hardware functionality of the Cell microprocessor.

Table A.2: Request analyser callback function state Labels.

<table>
<thead>
<tr>
<th>Tag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RA</td>
<td>Request analysis</td>
</tr>
<tr>
<td>RG</td>
<td>Register</td>
</tr>
<tr>
<td>DR</td>
<td>Deregister</td>
</tr>
<tr>
<td>CB</td>
<td>Copy back</td>
</tr>
<tr>
<td>M or MAESC</td>
<td>Monitor array element state container</td>
</tr>
<tr>
<td>DOVA-C</td>
<td>Data output violation analysis - creation</td>
</tr>
<tr>
<td>DOVA-K</td>
<td>Data output violation analysis - kill</td>
</tr>
<tr>
<td>CBFR</td>
<td>Callback function return</td>
</tr>
</tbody>
</table>

Table A.2 shows the different state labels/stages used by the request analyser function. The reader is referred to Chapter 5 for details on request recovery.
Appendix B

L-API PPE Code

B.1 common.hpp

```c
#ifndef COMMON_HPP_
define COMMON_HPP_

#ifndef NULL
define NULL 0
#endif

#define THREAD_USLEEP_DEFAULT usleep(10000);

#define CELL_MEMALIGN_16 4
#define CELL_MEMALIGN_128 7

#define TRUE 1
#define FALSE 0

#define STORE 200
#define LOAD 201

#define STORE_AUX 202
#define LOAD_AUX 203
```
#define LOOP_RESTART 204
#define SPE_STOP 300
#define SPE_START 301
#define SPE_HALT 302
#define SPE_SHUTDOWN 303
#define SPE_CONTINUE 305
#define SPE_STANDBY 306
#define SPE_DEPENDENCY 307
#define SPE_NO_DEPENDENCY 308
#define SPE_REQUEST_COMPLETE 309
#define SPE_COMMIT_RANGE 310
#define SPE_INIT_MODE 311
#define EMPTY 312
#define MODIFIED 313
#define SPE_BUSY 314
#define NONE 315
#define EA 316
#define LS 317
#define SPE_COMPLETE 318
#define SPE_WRITEBACK 319
#define SPE_WRITEBACK_COMPLETE 322
#define SPE_SHUTDOWN_REQUEST 323
#define REQUEST_RESOLVE 330
#define SPE_WORK_PROCESSED 331
#define BUFFER1 335
198
58 #define BUFFER2 336
59
60 #define THREAD_EXIT 340
61 #define THREAD_PAUSE 341
62 #define THREAD_RESTART 342
63
64 #define FUNCTION_FAILED -1
65 #define FUNCTION_EXIT 0x003
66
67 #define REGISTER 400
68 #define DEREREGISTER 401
69 #define COPY_BACK 402
70 #define INNER 403
71 #define OUTER 404
72
73 #define REGION_PROCESSING 412
74 #define REGION_SYNC 413
75 #define REGION_COMPLETED 414
76 #define REGION_FAILED 415
77
78 #define INPUT 416
79 #define OUTPUT 417
80
81 #define INTERNAL_STORE 418
82 #define EXTERNAL_STORE 419
83 #define NO_STORE 420
84
85 #define DOUBLE_ARRAY 0x001
86 #define SINGLE_ARRAY 0x002
87
88 #define START 0x003
89 #define STOP 0x004
90
91 #define SPU_ELEMENT 0x005
92 #define PPU_ELEMENT 0x006
93
94 #define SIGNAL1_CL 0x009
typedef struct measure_tag {
    unsigned int name;  //LOAD_E | | STORE_E | | SIGNAL1_CL |
    //SIGNAL2_CL | | SIGNAL1_QC | | SIGNAL2_QC | |
    //CALLBACK_INTERRUPT | | MAILBOX_INTERRUPT
    unsigned int spe;
    unsigned int element;  //SPU_ELEMENT or PPU_ELEMENT
    // unsigned long long value;  //decrement value (SPU) or decrement value (PPU)
    unsigned long long begin;
    unsigned long long end;
} measure_t;
typedef struct parameters_tag {
    unsigned int spe;
    unsigned int begin;
    unsigned int end;
} parameters_t;

typedef struct {
    int iteration_owner;
    unsigned int request_type;
    unsigned int spe;
    int last_load;
    int last_store;
    int exclusive;
    int exist;
    unsigned short load;
    unsigned short store;
    unsigned int region;
    unsigned int loop_level;
    unsigned int level;
    double data;
    int aux;
    unsigned index_a;
    unsigned index_b;
    unsigned io_array_type;
    unsigned int outer_level;
} element_t;

typedef struct loop_tag {
    unsigned int done;
    unsigned int outer_level;
    unsigned int level;
    unsigned int spe;
}
typedef struct spe_sig_ob_tag {
    unsigned int id;
    unsigned int spe;
    unsigned int loop_level;
} spe_sig_ob_t;

typedef struct spe_area_tag {
    unsigned long long reg1[8];
    unsigned long long reg2[8];
} spe_area_t;

typedef struct temp_storage_tag {
    int spe;
    int size;
    unsigned int addr;
    unsigned long long next_spe_addr;
    unsigned long long prev_spe_addr;
} tmp_storage_t;

typedef struct spe_sig_tag {
    int spe_id_exclude;
    int region;
} spe_sig_t;

typedef struct _control_block {
    unsigned long long ea_addr[4];
    int id_addr[4];
} control_block_t;

typedef struct _control_block_monitor {
    unsigned long long ea_in;
}
typedef struct request_message_tag {
    double data;
    int data_type;
    unsigned long long data_address;
    int region_number;
    int request_type;
    unsigned int spe_sid;
    unsigned int owner_itr;
    unsigned int where_itr;
    unsigned int loop_level;
    unsigned int level;
    unsigned loop_type;
    int aux;
    unsigned index_a;
    unsigned index_b;
    unsigned io_array_type;
    unsigned int outer_level;
} request_message_t;

typedef struct context_ls_tag {
    unsigned long long ea_addr[5];
    unsigned long long pad[3];
} context_ls_t;

typedef struct transmit_report_tag {
    unsigned int type;
    unsigned int spe;
    unsigned int result;
    unsigned int handle;
    unsigned int data_from_spe;
    unsigned long addr;
}
typedef struct transmit_report_tag {
  unsigned int region;
  unsigned int monitor;
} transmit_report_t;

typedef struct monitor_report_tag {
  unsigned int spe;
  unsigned int loop;
  unsigned int region;
  unsigned int monitor;
} monitor_report_t;

typedef struct recovery_info_tag {
  element_t element_data_from;
  element_t element_to_update;
} recovery_info_t;

typedef struct ipc_info_tag {
  unsigned int spe;
  unsigned long long ipc_addr;
} ipc_info_t;

typedef struct region_complete_tag {
  unsigned short connected;
  unsigned int spe;
  unsigned int region;
  unsigned int complete;
  int commit_back;
} region_complete_t;

typedef struct spe_info_init_tag {
  unsigned int spe;
  unsigned long long ea_addr[5];
  unsigned long long pad[3];
} spe_info_init_t;

typedef struct register_shared_variable_tag {
  int data_type;
}
unsigned int data_region;
unsigned long long data_address;
unsigned int spe;
} register_shared_variable_t;

typedef struct spe_status_tag {
  unsigned long long ipc;
  unsigned long long r3;
  unsigned long long r4;
  unsigned long long r5;
  int status;
  unsigned int spe;
  int counter;
} spe_status_t;

typedef struct data_io_tag {
  unsigned int data_type;
  unsigned int region;
  void *input;
  void *output;
} data_io_t;

typedef struct context_params_tag {
  unsigned int final;
  unsigned int completed;
  int assigned;
  unsigned int bench;
  unsigned int found;
  unsigned long long spe_r3;
  unsigned long long spe_r4;
  unsigned long long spe_r5;
  unsigned int type;
  unsigned int region_total_spe_count;
  unsigned int spe;
  unsigned int region;
  unsigned long long ea_in;
  unsigned long long ea_out;
}
typedef struct
{
    unsigned int size;
    unsigned int size2;
    unsigned int itr_begin;
    unsigned int itr_end;
    unsigned int size_begin;
    unsigned int size_end;
    unsigned int size_begin_2;
    unsigned int size_end_2;
    unsigned int itr_start;
    unsigned int itr_total;
    unsigned int parent_loop;
    unsigned int child_loop;
    unsigned long long ipc_internal_counter;
    unsigned long long ea_aux;
    unsigned long long ea_aux2;
    unsigned long long ea_aux3;
    unsigned int io_array_type;
    unsigned long long store_array;
} context_params_t;

typedef struct params_t {
    unsigned int bench_name;
    unsigned int bench_id;
    unsigned int size;
    unsigned int start_iterations;
    unsigned int total_iterations;
    unsigned int size_1_dataset;
    unsigned int size_2_dataset;
    unsigned long long input;
    unsigned long long output;
    unsigned long long aux;
    unsigned long long aux2;
    unsigned long long aux3;
    unsigned io_array_type;
} param_io_t;
Benchmark constants

#define FFT 0x801
#define SOR 0x802
#define SPARSE 0x803
#define LU 0x804
#define MONTE 0x805
#define ARRAY 0x806

const double RESOLUTION_DEFAULT = 2.0; /* secs (normally 2.0) */
const int RANDOM_SEED = 101010;
/* default: small (cache-contained) problem sizes */

const int FFT_SIZE = 1024; /* must be a power of two */
const int SOR_SIZE = 100; /* NxN grid */
const int SPARSE_SIZE_M = 1000;
const int SPARSE_SIZE_nz = 5000;
const int LU_SIZE = 100;
/* large (out-of-cache) problem sizes */
const int LG_FFT_SIZE = 1048576; /* must be a power of two */
const int LG_SOR_SIZE = 1000; /* NzN grid */
const int LG_SPARSE_SIZE_M = 100000;
const int LG_SPARSE_SIZE_nz = 1000000;
const int LG_LU_SIZE = 1000;

/* tiny problem sizes (used to mainly to preload network classes */
/* for applet, so that network download times */
/* are factored out of benchmark.) */

/*
const int TINY_FFT_SIZE = 16; /* must be a power of two */
const int TINY_SOR_SIZE = 10; /* NzN grid */
const int TINY_SPARSE_SIZE_M = 10;
const int TINY_SPARSE_SIZE_N = 10;
const int TINY_SPARSE_SIZE_nz = 50;
const int TINY_LU_SIZE = 10;

static int fft_only_int_log2(int n) {
    int k;
    k = 1;
    int log; 
    log = 0;
    for(/*k=1*/; k < n; k *= 2, log++) {
        if(n != (1 << log)) { 
            printf("PPE==FFT::Data::length::is::not::a::power::of::2!::%d,
.n");
            exit(1);
        }
    }
return log;

#endif NULL
#define NULL 0
#endif

double** new_Array2D_double(int M, int N) {
    int i=0;
    int failed = 0;

    double **A = (double**) malloc(sizeof(double*)*M);
    if (A == NULL) {
        return NULL;
    }

    for (i=0; i<M; i++) {
        A[i] = (double*) malloc(N*sizeof(double));
        if (A[i] == NULL) {
            failed = 1;
            break;
        }
    }

    // if we didn’t successfully allocate all rows of A
    // clean up any allocated memory (i.e. go back and free
    // previous rows) and return NULL
    if (failed) {
    }
void Array2D_double_delete(int M, int N, double **A)
{
    int i;
    if (A == NULL) return;
    for (i=0; i<M; i++)
        free(A[i]);
    free(A);
}

//Benchmark constants
pair<Iter, Iter> range = my_multimap.equal_range("Group1");
int total = accumulate(range.first, range.second, 0); /*
Map to store all element objects*/
10 std::multimap<int, element_t> _ElementMap;
11 std::multimap<int, element_t>::iterator _ElementMapIterator;
12
13 pthread_mutex_t m_Exclusive = PTHREAD_MUTEX_INITIALIZER;
14 pthread_mutex_t m_LockMap = PTHREAD_MUTEX_INITIALIZER;
15 pthread_mutex_t m_Find = PTHREAD_MUTEX_INITIALIZER;
16
17 class ElementManager {
18 public:
19   void InsertElement(int key, element_t obj);
20   void ReinsertElement(int key, element_t obj);
21
22   void DeleteAllElements(void);
23   void Remove(element_t obj);
24   void RemoveByIndex(int key);
25   int CheckByIndex(int key);
26   element_t GetElementByIndex(int key);
27
28   int WaitAndEnableExclusive(element_t obj, unsigned int type);
29   int WaitAndDisableExclusive(element_t obj, unsigned int type);
30   unsigned int Find(element_t obj, unsigned int type);
31   int GetElementOwner(element_t obj, unsigned int type);
32   element_t GetElement(element_t obj, unsigned int type);
33
34   unsigned long int GetSize(void);
35
36   element_t GetElementByAuxIndex(int aux_key, int key);
37   int ExistElementByAuxIndex(int aux_key, int key);
38   int RemoveElementByLoopRange(unsigned int level);
39   int RemoveElementByLoopRangeIdentifer(unsigned int level, int key);
40   }
41
42 #endif /*KERNEL_ELEMENT_MANAGER_HPP_*/
43
44 unsigned long int ElementManager::GetSize(void) {
45   return _ElementMap.size();
```cpp
void ElementManager::InsertElement(int key, element_t obj) {
    pthread_mutex_lock(&m_LockMap);
    _ElementMap.insert(std::pair<int, element_t>(key, obj));
    pthread_mutex_unlock(&m_LockMap);
}

void ElementManager::DeleteAllElements(void) {
    pthread_mutex_lock(&m_LockMap);
    _ElementMap.erase(_ElementMap.begin(), _ElementMap.end());
    pthread_mutex_unlock(&m_LockMap);
}

void ElementManager::ReinsertElement(int key, element_t obj) {
    Remove(obj);
    InsertElement(key, obj);
}

void ElementManager::RemoveByIndex(int key) {
    element_t _e_tmp;
    for(_ElementMapIterator = _ElementMap.begin();
        _ElementMapIterator != _ElementMap.end(); ++_ElementMapIterator) {
        _e_tmp = &_ElementMapIterator->second;
        if(_e_tmp->iteration_owner==key) {
            _ElementMap.erase(_ElementMapIterator);
        }
    }
}

element_t ElementManager::GetElementByIndex(int key) {

212
```
element_t *e_tmp;

for(_ElementExceptionIterator = _ElementMap.begin();
   _ElementExceptionIterator != _ElementMap.end(); ++
   _ElementExceptionIterator) {
   _e_tmp = &_ElementExceptionIterator->second;
   if(_e_tmp->iteration_owner==key) {
      break;
   }
}
return *e_tmp;

return *e_tmp;

ElementManager::GetElementByAuxIndex(int aux_key, int key) {
   element_t *e_tmp;
   for(_ElementExceptionIterator = _ElementMap.begin();
      _ElementExceptionIterator != _ElementMap.end(); ++
      _ElementExceptionIterator) {
      _e_tmp = &_ElementExceptionIterator->second;
      if(_e_tmp->iteration_owner==key && _e_tmp->aux==aux_key) {
         return *e_tmp;
         break;
      }
   }
   return *e_tmp;
}

int ElementManager::ExistElementByAuxIndex(int aux_key, int key) {

element_t *e_tmp;

for(_ElementMapIterator = _ElementMap.begin();
    _ElementMapIterator != _ElementMap.end(); ++
    _ElementMapIterator) {
    e_tmp = &_ElementMapIterator->second;

    if(_e_tmp->iteration_owner==key && _e_tmp->aux==aux_key) {
        return TRUE;
        break;
    }
}

return FALSE;

int ElementManager::CheckByIndex(int key) {
    element_t *e_tmp;
    int _i_Return = FALSE;

    for(_ElementMapIterator = _ElementMap.begin();
        _ElementMapIterator != _ElementMap.end(); ++
        _ElementMapIterator) {
        e_tmp = &_ElementMapIterator->second;

        if(_e_tmp->iteration_owner==key) {
            _i_Return = TRUE;
            break;
        }
    }

    return _i_Return;
}
void ElementManager::Remove(element_t obj) {
    pthread_mutex_lock(&m_LockMap);
    if (Find(obj, obj.io_array_type) == TRUE) {
        int i_ElementNumber;
        i_ElementNumber = GetElementOwner(obj, obj.io_array_type);
        _ElementMap.erase(_ElementMap.find(i_ElementNumber));
    }
    pthread_mutex_unlock(&m_LockMap);
}

unsigned int ElementManager::Find(element_t obj, unsigned int type) {
    element_t *e_tmp;
    unsigned int _i_Return = FALSE;
    std::multimap<int, element_t>::iterator _InternalElementMapIterator;
    _ElementMapIterator = _ElementMap.begin();
    _ElementMapIterator != _ElementMap.end(); ++
    _ElementMapIterator) {
        e_tmp = &_ElementMapIterator->second;
        _InternalElementMapIterator = _ElementMapIterator;
        if (type == SINGLE_ARRAY) {
            if (e_tmp->index_a == obj.index_a) {
                _i_Return = TRUE;
                goto __FIND_EXIT;
            }
        }
        if (type == DOUBLE_ARRAY) {
            if ((e_tmp->index_a == obj.index_a) && (e_tmp->index_b == obj
                .index_b)) {
                _i_Return = TRUE;
            }
        }
    }
}

__FIND_EXIT:
goto __FIND_EXIT;
}
}
__FIND_EXIT:
return _i_Return;

int ElementManager::RemoveElementByLoopRange(unsigned int level) {
    element_t *_e_ptr;
    for(_ElementMapIterator = _ElementMap.begin();
        _ElementMapIterator != _ElementMap.end(); ++
        _ElementMapIterator) {
        _e_ptr = ((_ElementMapIterator->second));
        if(_e_ptr->outer_level==level) {
            Remove(*_e_ptr);
        }
    }
    return 0;
}

int ElementManager::RemoveElementByLoopRangeIdentifier(unsigned int level, int key) {
    element_t *_e_ptr;
    for(_ElementMapIterator = _ElementMap.begin();
        _ElementMapIterator != _ElementMap.end(); ++
        _ElementMapIterator) {
        _e_ptr = ((_ElementMapIterator->second));
        if(_e_ptr->outer_level==level && _e_ptr->iteration_owner==
            key) {
Remove(*_e_ptr);
}
return 0;
}

int ElementManager::GetElementOwner(element_t obj, unsigned int type) {
  element_t *_e_tmp;
  unsigned int _i_Return;
  std::multimap<int, element_t>::iterator _InternalElementMapIterator;

  for(_ElementMapIterator = _ElementMap.begin();
      _ElementMapIterator != _ElementMap.end(); ++
      _ElementMapIterator) {
    _e_tmp = &(_ElementMapIterator->second);
    _InternalElementMapIterator = _ElementMapIterator;

    if(type==SINGLE_ARRAY) {
      if(_e_tmp->index_a==obj.index_a) {
        _i_Return = (*_e_tmp).iteration_owner;
        goto __GETELEMENTOWNER_EXIT;
      }
    }

    if(type==DOUBLE_ARRAY) {
      if(((_e_tmp->index_a==obj.index_a) && (_e_tmp->index_b==obj
          .index_b))) {
        _i_Return = (*_e_tmp).iteration_owner;
        goto __GETELEMENTOWNER_EXIT;
      }
    }
  }
  goto __GETELEMENTOWNER_EXIT;
}
__GETELEMENT_OWNER_EXIT:
return _i_Return;
}

element_t ElementManager::GetElement(element_t obj, unsigned int type) {

element_t *e_tmp;

std::multimap<int, element_t>::iterator
_InternalElementMapIterator;

for(_ElementMapIterator = _ElementMap.begin();
    _ElementMapIterator != _ElementMap.end(); ++
    _ElementMapIterator) {
    e_tmp = &_ElementMapIterator->second;
    _InternalElementMapIterator = _ElementMapIterator;

    if(type==SINGLE_ARRAY) {
        if(_e_tmp->index_a==obj.index_a) {
            goto __GETELEMENT_EXIT;
        }
    }

    if(type==DOUBLE_ARRAY) {
        if((_e_tmp->index_a==obj.index_a) &
            (_e_tmp->index_b==obj
            .index_b)) {
            goto __GETELEMENT_EXIT;
        }
    }

    __GETELEMENT_EXIT:
    return *e_tmp;
}

int ElementManager::WaitAndEnableExclusive(element_t obj,
    unsigned int type) {

element_t *e_tmp;
std::multimap<int, element_t>::iterator
_InternalElementMapIterator;

for(_InternalElementMapIterator = _ElementMap.begin();
    _InternalElementMapIterator != _ElementMap.end(); ++
_InternalElementMapIterator) {
    e_tmp = &_InternalElementMapIterator->second;
    if(type==SINGLE_ARRAY) {
        if(_e_tmp->index_a==obj.index_a) {
            goto __EXCLUSIVE_EXIT;
        }
    }
    if(type==DOUBLE_ARRAY) {
        if((_e_tmp->index_a==obj.index_a) && (_e_tmp->index_b==obj
            .index_b)) {
            goto __EXCLUSIVE_EXIT;
        }
    }
    __EXCLUSIVE_EXIT:
    if(_e_tmp->exclusive == FALSE) {
        do {
            THREAD_USLEEP_DEFAULT
            e_tmp = &_InternalElementMapIterator->second;
        } while(_e_tmp->exclusive == TRUE);
        pthread_mutex_lock(&m_LockMap);
        _e_tmp->exclusive = TRUE;
        pthread_mutex_unlock(&m_LockMap);
    }
    return 0;
}
```cpp
int ElementManager::WaitAndDisableExclusive(element_t obj, unsigned int type) {
    element_t *e_tmp;
    std::multimap<int, element_t>::iterator _InternalElementMapIterator;

    for (_ElementMapIterator = _ElementMap.begin(); _ElementMapIterator != _ElementMap.end(); ++_ElementMapIterator) {
        _e_tmp = &_ElementMapIterator->second;
        _InternalElementMapIterator = _ElementMapIterator;

        if (type == SINGLE_ARRAY) {
            if (_e_tmp->index_a == obj.index_a) {
                goto __DEXCLUSIVE_EXIT;
            }
        }

        if (type == DOUBLE_ARRAY) {
            if (((_e_tmp->index_a == obj.index_a) && (_e_tmp->index_b == obj.index_b)) {
                goto __DEXCLUSIVE_EXIT;
            }
        }

        __DEXCLUSIVE_EXIT:
        if (_e_tmp->exclusive != FALSE) {
            do {
                THREAD_USLEEP_DEFAULT
                _e_tmp = &_ElementMapIterator->second;
            } while (_e_tmp->exclusive != FALSE);

            pthread_mutex_lock(&m_LockMap);
            _e_tmp->exclusive = FALSE;
        }
    }
}
```
pthread_mutex_unlock(&m_LockMap);

if(_e_tmp->exclusive == TRUE) {
    do {
        THREAD_USLEEP_DEFAULT
        _e_tmp = &_InternalElementMapIterator->second;
    } while(_e_tmp->exclusive == FALSE);
    pthread_mutex_lock(&m_LockMap);
    _e_tmp->exclusive = FALSE;
    pthread_mutex_unlock(&m_LockMap);
}

return 0;

B.3 kernel_measurement_reading.hpp

#ifndef KERNEL_MEASUREMENT_READING_HPP_
#define KERNEL_MEASUREMENT_READING_HPP_

#include "kernel_system_headers.hpp"

std::multimap<unsigned int, measure_t> __MeasurementReadingMap;
std::multimap<unsigned int, measure_t>::iterator __MeasurementReadingMapIterator;

class MeasurementReading {
public:
    int Insert(measure_t mreading);
    int CreateReport(unsigned int specifier);
};
#endif /*KERNEL_MEASUREMENT_READING_HPP_*/
int MeasurementReading::Insert(measure_t mreading) {
  __MeasurementReadingMap.insert(std::pair<unsigned int, measure_t>(mreading.name, mreading));
  return 0;
}

int MeasurementReading::CreateReport(unsigned int specifier) {
  measure_t s_measure;

  // FILE *p_FilenameOutput;
  // char *p_Mode = "w+";
  // p_FilenameOutput=fopen("/home/harry/workspace/D_PPU/Results.txt", p_Mode);

  std::pair<std::multimap<unsigned int, measure_t>::iterator, std::multimap<unsigned int, measure_t>::iterator> __MeasurementReadingMapIteratorRange;

  __MeasurementReadingMapIteratorRange = __MeasurementReadingMap.equal_range(specifier);

  printf("\n\nResults:\t") ;

  switch(specifier) {
    case SPU_ELEMENT:
      break;
    case PPU_ELEMENT:
      break;
    case LOAD_E:
      printf("Load\n");
      break;
    case STORE_E:
      printf("Store\n");
      break;
  }
}
case MAILBOX_INTERRUPT:
    printf("Mailbox Interrupt");
    break;

case THREAD_DOVA:
    printf("ptf_SPEDataOutputViolationAnalyser");
    break;

case THREAD_R:
    printf("ptf_SPERecovery");
    break;

case THREAD_ASC:
    printf("ptf_SPEAllShutdownCheck");
    break;

case THREAD_MM:
    printf("ptf_SPEMonitorMailbox");
    break;

case THREAD_RRS:
    printf("ptf_SPERequestResolverScalar");
    break;

case CALLBACK_SR:
    printf("cf_SPEShutdownRequest");
    break;

case CALLBACK_R:
    printf("cf_SPERequest");
    break;

case CALLBACK_RC:
    printf("cf_SPERequestComplete");
    break;
case CALLBACK_RR:
    printf("cf_SPERegionRequest");
    break;

case CALLBACK_RC1:
    printf("cf_SPERegionComplete");
    break;

case CALLBACK_RCS:
    printf("cf_SPERegionCompleteSignal");
    break;

case CALLBACK_RL:
    printf("cf_SPERegisterLoop");
    break;

case PROGRAM_COMPLETE_EXECUTION:
    printf("PROGRAM_COMPLETE_EXECUTION");
    break;

default:
    break;
}

//Newline
printf("\n\n");

/*/ Write data to output file */
for(std::multimap<unsigned int, measure_t>::iterator __MeasurementReadingMapIteratorInternal =
    __MeasurementReadingMapIteratorRange.first;
    __MeasurementReadingMapIteratorInternal !=
    __MeasurementReadingMapIteratorRange.second;
    ++
    __MeasurementReadingMapIteratorInternal ) {

224
s_measure = (*__MeasurementReadingMapIteratorInternal).second;

printf("%i,%i,%i,%llu,%llu\n", s_measure.name, s_measure.spe, s_measure.element, s_measure.begin, s_measure.end);

// fclose(p_FilenameOutput);
return 0;

B.4 kernel_system_headers.hpp

#ifndef KERNEL_SYSTEM_HEADERS_HPP_
define KERNEL_SYSTEM_HEADERS_HPP_

/\Standard C headers*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <stdint.h>
#include "malloc.h"

/\Standard C++ headers*/
#include <list>
#include <deque>
#include <vector>
#include <map>
#include <queue>
#include <exception>
#include <cstring>

/\IBM Cell BE headers*/
#include <libspe2.h>
#include <ppu_intrinsics.h>
#include <altivec.h>

/* Pthread headers */
#include <pthread.h>

/* Local headers */
#include 'common.hpp'
#include 'random.hpp'

#endif /*KERNEL_SYSTEM_HEADERS_HPP_*/

B.5 kernel.hpp

#ifndef _KERNEL_H_
define _KERNEL_H_

#include 'kernel_system_headers.hpp'
#include 'kernel_element_manager.hpp'
#include 'kernel_measurement_reading.hpp'

typedef struct {
    int sid;
    void *argp;
    void *envp;
    pthread_t thread;
    spe_context_ptr_t context;
} context_setup_t;

/* A list to hold that status information about the SPEs*/
std::list<spe_status_t> _SPEStatusList;
std::list<spe_status_t>::iterator _SPEStatusListIterator;

/* A list to hold the work regions*/
std::list<context_params_t> _WorkList;
std::list<context_params_t>::iterator _WorkListIterator;
/* Queue to store all requests made from SPEs */
std::list<request_message_t> _RequestList;
std::list<request_message_t>::iterator _RequestListIterator;

std::deque<recovery_info_t> _RecoveryQueue;
std::deque<recovery_info_t>::iterator _RecoveryQueueIterator;

/* List to hold the number of regions created on the system */
std::list<region_complete_t> _RegionList;
std::list<region_complete_t>::iterator _RegionListIterator;

/* List to hold the registered regions */
std::list<loop_t> _LoopRegionList;
std::list<loop_t>::iterator _LoopRegionListIterator;

/*Typedef’d variable*/
typedef unsigned int spe_offset_t;

/*Linker to the SPU program*/
extern spe_program_handle_t D_SPU;

/*Structures*/
context_setup_t *ps_SPEContext;
spe_stop_info_t *ps_StopInfo;
spe_info_init_t *ps_SPEInitialise;
context_params_t *ps_ContextParameters __attribute__((aligned (16)))
context_params_t *ps_SPEParameters __attribute__((aligned (16)));
request_message_t s_RequestMessage __attribute__((aligned (16)));
context_ls_t s_SPEContextLS __attribute__((aligned(16)))
context_ls_t s_SPELS __attribute__((aligned(16)));

227
56 context_params_t s_RegionParameters;
57 monitor_report_t s_Report;
58 spe_area_t s_SPEArea;
59 parameters_t *ps_MonitorParameters;
60 measure_t s_Measure;
61
62 /*The BenchmarkAttribute is used to input the benchmark settings*/
63 param_io_t BenchmarkAttribute;
64 #define BenchmarkReport(x) (kern.GenerateReport((x)))
65
66 /*Pthread's*/
67 pthread_t *pt_SPEResolveDual;
68 //pthread_t t_SPEResolve;
69 pthread_t t_SPEShutdownMonitor;
70 pthread_t t_SPEElementUpdater;
71 pthread_t *pt_SPEMailboxMonitor;
72 pthread_t *pt_ElementAnalyser;
73
74 /*Pthread sync data types*/
75 pthread_mutex_t m_SPEShutdown = PTHREAD_MUTEX_INITIALIZER;
76 pthread_mutex_t m_SPEID = PTHREAD_MUTEX_INITIALIZER;
77 pthread_mutex_t m_SPEIPCUpdater = PTHREAD_MUTEX_INITIALIZER;
78 pthread_mutex_t m_RequestQueueLock = PTHREAD_MUTEX_INITIALIZER;
79 pthread_mutex_t m_SPEHasShutdown = PTHREAD_MUTEX_INITIALIZER;
80 pthread_mutex_t m_RegionComplete = PTHREAD_MUTEX_INITIALIZER;
81 pthread_mutex_t m_RegionParameters = PTHREAD_MUTEX_INITIALIZER;
82 pthread_mutex_t m_RegisterVariable = PTHREAD_MUTEX_INITIALIZER;
83 pthread_mutex_t m_RequestComplete = PTHREAD_MUTEX_INITIALIZER;
84 pthread_mutex_t m_RegionSignal = PTHREAD_MUTEX_INITIALIZER;
85 pthread_mutex_t m_SPESignal = PTHREAD_MUTEX_INITIALIZER;
86 pthread_mutex_t m_LoopRegion = PTHREAD_MUTEX_INITIALIZER;
87 pthread_mutex_t m_Recovery = PTHREAD_MUTEX_INITIALIZER;
88 pthread_mutex_t m_Insert = PTHREAD_MUTEX_INITIALIZER;
89 pthread_mutex_t m_SPEIPC = PTHREAD_MUTEX_INITIALIZER;
90
91 pthread_mutex_t m_MonitorArrayMonitor = PTHREAD_MUTEX_INITIALIZER;
92 pthread_mutex_t m_MeasureReading = PTHREAD_MUTEX_INITIALIZER;
93
94
95 /* Callback functions */
96 int cf_SPEShutdownRequest(void *ls_base_tmp, unsigned int data);
97 int cf_SPERequest(void *ls_base_tmp, unsigned int data);
98 int cf_SPERequestComplete(void *ls_base_tmp, unsigned int data);
99 int cf_SPERegionRequest(void *ls_base_tmp, unsigned int data);
100 int cf_SPERegionComplete(void *ls_base_tmp, unsigned int data);
101 int cf_SPERegisterR3(void *ls_base_tmp, unsigned int data);
102 int cf_SPERegisterIPC(void *ls_base_tmp, unsigned int data);
103 int cf_SPERegionCompleteSignal(void *ls_base_tmp, unsigned int data);
104 int cf_SPERegisterLoop(void *ls_base_tmp, unsigned int data);
105
106 int cf_MeasurementReading(void *ls_base_tmp, unsigned int data);
107
108 /* Function prototypes */
109 void *ptf_SPEContext(void *arg);
110 void *ptf_SPEAllShutdownCheck(void *unused);
111 void *ptf_SPEMonitorMailbox(void *arg);
112 void *ptf_SPERequestResolverScalar(void *arg);
113 void *ptf_SPERecovery(void *unused);
114 void *ptf_SPEDataOutputViolationAnalyser(void *arg);
115
116 /* Monitor variables */
117 volatile unsigned int i_AllSPEShutdownFlag;
118 volatile unsigned int i.ResolveScalarRequestFlag;
119 volatile unsigned int i_MailboxMonitorFlag;
120 volatile unsigned int i_UpdaterFlag;
121 volatile unsigned int i_ElementAnalyserFlag;
unsigned int _i_BaseSize;
unsigned int i_ActiveSPECount;
unsigned int *pi_SPENumber;
unsigned int *pi_SPEIPC;
unsigned int *pi_MonitorCompleteFlag;

unsigned int _i_ConstructorCount = 0;
int _i_RequestCounter = 0;

/*Master Input and Output*/
double *SingleArrayInput;
double *SingleArrayOutput;
double **DoubleArrayInput;
double **DoubleArrayOutput;
double *val;
int *col;
int *row;

/*Store element array*/
int *MonitorArray;

#define InsertBenchmark(x) kern.InsertBenchmarkParameters(x)
#define InitialiseSystem Kernel kern
#define SystemRun kern.Run()
#define MonitorSize(x) kern.SetMonitorArraySize(x)

class Kernel {
    /*Internal kernel functions*/
    unsigned int k_GetSPEContexts(void);
    unsigned int k_GetAvailableSPECount(unsigned int info, int cpu);
    unsigned int k_GetLastProcessedIPC(unsigned int id);
    unsigned int k_Partition(context_params_t regionParameters);
    unsigned int k_WaitForRegionCompletion(unsigned int id);
void k_StartAllSPE(void);
void k_RunSPE(int id);
void k_JoinSPEContexts(int id);
void k_DestroySPE(int id);
void k_LoadSPEProgram(int id);
void k_CreateSPEContext(int id, unsigned int flags);
void k_SignalSPEStart(void);
void k_Recovery(recovery_info_t recovery);
void k_AssignSPELS(int id);

public:
Kernel();
~Kernel() {}
void Run(void);
void SystemInitialise(void);
void InsertBenchmarkParameters(param_io_t ioParameters);
int IterationBelongsToSPE(element_t *obj);
int IterationNumber(element_t *obj);
void SetMonitorArraySize(int size);
int InsertMetricResult(unsigned int name, unsigned long start, unsigned long end);
int GenerateReport(unsigned int specifier);
};

#endif

//Global kernel class
Kernel kern;
ElementManager em;
MeasurementReading mr;
Kernel :: Kernel() {
    SystemInitialise();
}

int Kernel :: GenerateReport(unsigned int specifier) {
    mr.CreateReport(specifier);
    return 0;
}

int Kernel :: InsertMetricResult(unsigned int name, unsigned long start, unsigned long end) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_MeasureReading);
    s_Measure.name = name;
    s_Measure.element = PPU_ELEMENT;
    s_Measure.begin = start;
    s_Measure.end = end;
    // s_Measure.value = (end - start);
    mr.Insert(s_Measure);
}
225   pthread_mutex_unlock(&m_MeasureReading);
226   return 0;
227 }
228
229 void Kernel::SetMonitorArraySize(int size) {
230   _i_BaseSize = size;
231   MonitorArray = (int *)malloc(size*sizeof(int));
232   pthread_mutex_lock(&m_MonitorArrayMonitor);
233   for(int i = 0; i < size; i++) {
234     MonitorArray[i] = NO_STORE;
235   }
236   pthread_mutex_unlock(&m_MonitorArrayMonitor);
237 }
238
239 void Kernel::Run(void) {
240   unsigned int i;
241   // 1 – Load the programs into the SPE contexts
242   for(i=0; i<_ActiveSPECount; i++) { kern.k_LoadSPEProgram(i);
243     }
244   // 2 – Run the SPE contexts
245   for(i=0; i<_ActiveSPECount; i++) { kern.k_RunSPE(i); }
246   // 3 – Listen for MASTER SHUTDOWN = COMPLETE
247   while(i_AllSPEShutdownFlag != TRUE) { THREAD_USLEEP_DEFAULT; }
248   for(i=0; i<_ActiveSPECount; i++) { 
249     i_ElementAnalyserFlag[i] = THREAD_EXIT;
250     // pthread_cancel(pt_ElementAnalyser[i]);
251     }
252     i_MailboxMonitorFlag = i_ResolveScalarRequestFlag =
253     iUpdaterFlag = FALSE;
254   }
260 // 4 - Join all SPEs
261 for (i=0; i<i_ActiveSPECount; i++) { kern.k_JoinSPEContexts(i); }
262
263 // 5 - Destroy all SPEs
264 for (i=0; i<i_ActiveSPECount; i++) { kern.k_DestroySPE(i); }
265 }
266
267 void Kernel::SystemInitialise(void) {
268 if (_i_ConstructorCount!=1) {
269    _i_ConstructorCount++;
270
271    unsigned i;
272    i_ActiveSPECount = 6; // k_GetAvailableSPECount(
273        SPE_COUNT_USABLE_SPES, 0);
274
275    // _i_ElementAnalyserFlag = FALSE;
276    _i_MailboxMonitorFlag = TRUE;
277    _i_ResolveScalarRequestFlag = TRUE;
278
279    spe_callback_handler_register((void *)cf_SPEShutdownRequest,
280        0x14, SPE_CALLBACK_NEW);
281    spe_callback_handler_register((void *)cf_SPERequest,
282        0x15, SPE_CALLBACK_NEW);
283    spe_callback_handler_register((void *)cf_SPERegisterIPC,
284        0x16, SPE_CALLBACK_NEW);
285    spe_callback_handler_register((void *)cf_SPERegionRequest,
286        0x18, SPE_CALLBACK_NEW);
287    spe_callback_handler_register((void *)cf_SPERegionComplete,
288        0x19, SPE_CALLBACK_NEW);
289    spe_callback_handler_register((void *)cf_SPERegisterR3,
290        0x21, SPE_CALLBACK_NEW);
291    spe_callback_handler_register((void *)cf_SPERequestComplete,
292        0x23, SPE_CALLBACK_NEW);
293    spe_callback_handler_register((void *)cf_MeasurementReading,
294        0x25, SPE_CALLBACK_NEW);
295    spe_callback_handler_register((void *)cf_SPERegisterLoop,
296
0x26, SPE_CALLBACK_NEW);
287   spe_callback_handler_register((void *)
      cf_SPIRegionCompleteSignal, 0x27, SPE_CALLBACK_NEW);
288
289
290   ps_ContextParameters = (context_params_t *) realloc(
      ps_ContextParameters, i_ActiveSPECount * sizeof(
      context_params_t));
291   ps_SPEInitialise = (spe_info_init_t *) realloc(
      ps_SPEInitialise, i_ActiveSPECount * sizeof(
      spe_info_init_t));
292   ps_SPEContext = (context_setup_t *) realloc(ps_SPEContext,
      i_ActiveSPECount * sizeof(context_setup_t));
293   pt_SPIResolveDual = (pthread_t *) malloc(sizeof(pthread_t)*
      i_ActiveSPECount);
294   pt_SPEMailboxMonitor = (pthread_t *) malloc(sizeof(pthread_t)*
      i_ActiveSPECount);
295   pi_SPIIPC = (unsigned int *) malloc(sizeof(unsigned int)*
      i_ActiveSPECount);
296   pi_SPENumber = (unsigned int *) malloc(sizeof(unsigned int)*
      i_ActiveSPECount);
297   pt_ElementAnalyser = (pthread_t *) malloc(sizeof(pthread_t)*
      i_ActiveSPECount);
298   ps_MonitorParameters = (parameters_t *) malloc(sizeof(
      parameters_t)*i_ActiveSPECount);
299   i_ElementAnalyserFlag = (unsigned int *) malloc(sizeof(
      i_ElementAnalyserFlag));
300
301   for (i = 0; i < i_ActiveSPECount; i++) { pi_SPIIPC[i] = 0;
      i_ElementAnalyserFlag[i] = FALSE; }
302
303   pi_SPENumber = new unsigned int [i_ActiveSPECount];
304   ps_StopInfo = new spe_stop_info_t [i_ActiveSPECount];
305
306   for (i=0; i<i_ActiveSPECount; i++) {
      pi_SPENumber[i] = i;
k_CreateSPEContext(i, SPE_CFG_SIGNOTIFY1_OR | SPE_EVENTS_ENABLE | SPE_MAP_PS);

ps_SPEContext[i].argp = (void *)pi_SPENumber[i];
ps_SPEContext[i].sid = i;

for(i=0; i<i_ActiveSPECount; i++) {
    k_AssignSPELS(i);
}

spe_status_t spe_status;

/*Setup the status for each SPE*/
for(i=0; i<i_ActiveSPECount; i++) {
    spe_status.spe = i;
    spe_status.r3 = s_SPELS.ca_addr[i];
    spe_status.status = SPE_NO_DEPENDENCY;
    _SPEStatusList.push_back(spe_status);
}

pthread_attr_t detach;

if(pthread_attr_init(&detach) != 0) {
    perror("pthread_attr_init");
}

if(pthread_attr_setdetachstate(&detach,
               PTHREAD_CREATE_DETACHED) != 0) {
    perror("pthread_attr_setdetachstate");
}

if(pthread_create(&t_SPEShUTDOWNMonitor, &detach,
               ptf_SPEAllShutdownCheck, NULL)) {
    perror("pthread_create");
    exit(1);
}
    for (i=0; i<1; i++) {
        if (pthread_create(&pt_SPEResolveDual[i], &detach,
            ptf_SPERequestResolverScalar, NULL)) {
            perror("pthread_create");
            exit(1);
        }
    }

    for (i=0; i<_ActiveSPECount; i++) {
        if (pthread_create(&pt_SPEMailboxMonitor[i], &detach,
            ptf_SPEMonitorMailbox, &pi_SPENumber[i])) {
            perror("pthread_create");
            exit(1);
        }
    }

    pthread_attr_destroy(&detach);

void Kernel::InsertBenchmarkParameters(param_io_t ioParameters) {
    context_params_t s_Context;
    s_Context.bench = ioParameters.bench_name;
    s_Context.region = ioParameters.bench_id;
    s_Context.itr_total = ioParameters.total_iterations;
    s_Context.size = ioParameters.size_1_dataset;
    s_Context.size2 = ioParameters.size_2_dataset;
    s_Context.ea_in = ioParameters.input;
    s_Context.ea_out = ioParameters.output;
    s_Context.ea_aux = ioParameters.aux;
    s_Context.ea_aux2 = ioParameters.aux2;
    s_Context.ea_aux3 = ioParameters.aux3;
    kern.k_Partition(s_Context);
unsigned int Kernel::k_GetSPEContexts(void) {
    return i_ActiveSPECount;
}

unsigned int Kernel::k_GetAvailableSPECount(unsigned int info, int cpu) {
    return spe_cpu_info_get(info, cpu);
}

unsigned int Kernel::k_GetLastProcessedIPC(unsigned int id) {
    static unsigned int ipc_data;
    unsigned int *tag_status;

    for(_SPEStatusListIterator = _SPEStatusList.begin();
        _SPEStatusListIterator != _SPEStatusList.end(); ++
        _SPEStatusListIterator) {
        if(_SPEStatusListIterator->spe==id) {
            spe_mfcio_put(ps_SPEContext[id].context,
                _SPEStatusListIterator->ipc, &ipc_data, sizeof(ipc_data)
                , id, 0, 0);
            spe_mfcio_tag_status_read(ps_SPEContext[id].context, 1<<id
                , SPE_TAG_ANY, tag_status);
            break;
        }
    }

    return ipc_data;
}

unsigned int Kernel::k_Partition(context_params_t regionParameters) {
    unsigned int *itarray, *sizearray, *sizearray2, total,
        totalsize, totalsize2, i, last, last2;

    sizearray = new unsigned int [i_ActiveSPECount];
sizearray2 = new unsigned int [i_ActiveSPECount];
itarray = new unsigned int [i_ActiveSPECount];
totalsize = regionParameters.size;
totalsize2 = regionParameters.size2;
total = regionParameters.itr_total;
for (i=0; i<i_ActiveSPECount; i++) {
itarray[i] = 0;
sizearray[i] = 0;
sizearray2[i] = 0;
}

if (regionParameters.itr_total>1) {
ADD_AGAIN:
for (i=0; i<i_ActiveSPECount; i++) {
if (total!=0) {
itarray[i]=itarray[i]+1;
total--;
continue;
} else 
break;
}
if (total>0)
goto ADD_AGAIN;
else {
for (i=0; i<i_ActiveSPECount; i++) {
itarray[i] = regionParameters.itr_total;
}
}
if (regionParameters.size!=0) {
SIZE_ADD_AGAIN:
for (i=0; i<i_ActiveSPECount; i++) {
    if (totalsize != 0) {
        sizearray[i]=sizearray[i]+1;
        totalsize --;
        // continue;
    }
    else
        break;
}

if(totalsize != 0)
    goto SIZE_ADD_AGAIN;
}

if(regionParameters.size2!=0) {
    SIZE_ADD_AGAIN2:
    for (i=0; i<i_ActiveSPECount; i++) {
        if (totalsize2 != 0) {
            sizearray2[i]=sizearray2[i]+1;
            totalsize2 --;
            // continue;
        }
        else
            break;
    }
    if(totalsize2 != 0)
        goto SIZE_ADD_AGAIN2;
}

for(i=0; i<i_ActiveSPECount; i++) {
    if(i==(i_ActiveSPECount-1))
        s_RegionParameters.final = 1;
    else
        s_RegionParameters.final = 0;
    s_RegionParameters.ca_aux = regionParameters.ca_aux;
\begin{verbatim}
480 s_RegionParameters.ea_aux2 = regionParameters.ea_aux2;
481 s_RegionParameters.ea_aux3 = regionParameters.ea_aux3;
482
483 s_RegionParameters.ea_in = regionParameters.ea_in;
484 s_RegionParameters.ea_out = regionParameters.ea_out;
485 s_RegionParameters.region = regionParameters.region;
486 s_RegionParameters.spe = i;
487 s_RegionParameters.assigned = -1;
488 s_RegionParameters.size = sizearray[i];
489 s_RegionParameters.size2 = sizearray2[i];
490 s_RegionParameters.region_total_spe_count = i_ActiveSPECount;

491 if (itarray[i] == 1) {
492   s_RegionParameters.itr_begin = 0;
493   s_RegionParameters.itr_end = 1;
494 }
495 else {
496   if (i == i_ActiveSPECount - 1) {
497     if (itarray[i] == 1) {
498       s_RegionParameters.itr_begin = regionParameters.itr_total;
499       s_RegionParameters.itr_end = regionParameters.itr_total + 1;
500     }
501   }
502 }
503 else {
504   s_RegionParameters.itr_begin = i*itarray[i];
505   s_RegionParameters.itr_end = i*itarray[i] + itarray[i];
506 }
507
508 if (s_RegionParameters.size > 0) {
509   if (i == 0) {
510     s_RegionParameters.size_begin = i*sizearray[i];
511     s_RegionParameters.size_end = i*sizearray[i] + sizearray[i];
512   }
513 }
\end{verbatim}
last = sRegionParameters.size_end;
}
else {
    sRegionParameters.size_begin = last;
    sRegionParameters.size_end = last+sizearray[i];
    last = sRegionParameters.size_end;
}

if(sRegionParameters.size2 > 0) {
    if(i==0) {
        sRegionParameters.size_begin_2 = i*sizearray2[i];
        sRegionParameters.size_end_2 = i*sizearray2[i]+sizearray2[i];
        last2 = sRegionParameters.size_end_2;
    }
    else {
        sRegionParameters.size_begin_2 = last2;
        sRegionParameters.size_end_2 = last2+sizearray2[i];
        last2 = sRegionParameters.size_end_2;
    }
}
_WorkList.push_back(sRegionParameters);

return 0;

unsigned int Kernel::kWaitForRegionCompletion(unsigned int id)
{
    unsigned int _i_fc_counter;
    while(1) {
        _i_fc_counter = 0;
        for(_RegionListIterator = _RegionList.begin();
            _RegionListIterator != _RegionList.end(); ++

242
void RegionListIterator) {
    if (_RegionListIterator->region == id) {
        _RegionListIterator->complete = REGION_COMPLETED;
        _i_fc_counter++;
    }
}

if (_i_fc_counter == i_ActiveSPECount) {
    break;
}

THREAD_USLEEP_DEFAULT
return TRUE;
}

int Kernel::IterationBelongsToSPE(element_t *obj) {
    unsigned int buff = obj->io_array_type;

    for (_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
        if (buff == 0) {
            for (unsigned int i = _WorkListIterator->size_begin; i < _WorkListIterator->size_end; i++) {
                if (i == obj->index_a)
                    return (int)obj->spe;
            }
        }

        if (buff == 1) {
            for (unsigned int i = _WorkListIterator->size_begin_2; i < _WorkListIterator->size_end_2; i++) {
                if (i == obj->index_b)
                    return (int)obj->spe;
            }
        }
    }
}
```cpp
return −1;
}

int Kernel::IterationNumber(element_t *obj) {
unsigned int buff = obj->io_array_type;
for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if(buff == 0) {
        for(unsigned int i = _WorkListIterator->size_begin; i < _WorkListIterator->size_end; i++) {
            if(i == obj->index_a)
                return i;
        }
    }
    if(buff == 1) {
        for(unsigned int i = _WorkListIterator->size_begin_2; i < _WorkListIterator->size_end_2; i++) {
            if(i == obj->index_b)
                return i;
        }
    }
}
return FUNCTION_FAILED;
}

void Kernel::k_StartAllSPE(void) {
unsigned int i;
for(i = 0; i < _ActiveSPECount; i++) {
    if(pthread_create(&kps_SPEContext[i].thread, NULL,
```
void Kernel::k_RunSPE(int id) {
    if (pthread_create(&ps_SPEContext[id].thread, NULL,
                       ptf_SPEContext, &ps_SPEContext[id])) {
        perror("pthread_create");
        exit(1);
    }
}

void Kernel::k_JoinSPEContexts(int id) {
    for (_SPEStatusListIterator = _SPEStatusList.begin();
         _SPEStatusListIterator != _SPEStatusList.end(); ++
         _SPEStatusListIterator) {
        if (_SPEStatusListIterator->status == SPE_STANDBY ||
            _SPEStatusListIterator->status == SPE_HALT) {
            spe_signal_write(ps_SPEContext[_SPEStatusListIterator->spe
                              .context, SPE_SIG_NOTIFY_REG_1, SPE_SHUTDOWN);
        }
    }
    pthread_join(ps_SPEContext[id].thread, NULL);
}

void Kernel::k_DestroySPE(int id) {
    if(spe_context_destroy(ps_SPEContext[id].context) != 1) {
        perror("spe_context_destroy");
        exit(1);
    }
}

void Kernel::k_LoadSPEProgram(int id) {

if((spe_program_load(ps_SPEContext[id].context, &D_SPU)) != 0)
{
    perror('spe_program_load');
    exit(1);
}

void Kernel::k_CreateSPEContext(int id, unsigned int flags) {
    if(((ps_SPEContext[id].context = spe_context_create(flags, NULL)) == NULL) {
        perror('spe_context_create');
        exit(1);
    }

    spe_sig_notify_1_area_t *sig_area1;
    spe_sig_notify_2_area_t *sig_area2;

    sig_area1 = (spe_sig_notify_1_area_t *)spe_ps_area_get(
        ps_SPEContext[id].context, SPE_SIG_NOTIFY_1_AREA);
    sig_area2 = (spe_sig_notify_2_area_t *)spe_ps_area_get(
        ps_SPEContext[id].context, SPE_SIG_NOTIFY_2_AREA);

    s_SPEArea.reg1[id] = (unsigned long long)&(sig_area1->SPU_Sig_Notify_1);
    s_SPEArea.reg2[id] = (unsigned long long)&(sig_area2->SPU_Sig_Notify_2);
}

void Kernel::k_SignalSPEStart(void) {
    unsigned int i;
    for(i=0; i<i_ActiveSPECount; i++) {
        spe_signal_write(ps_SPEContext[i].context,
            SPE_SIG_NOTIFY_REG_1, 1);
    }
}

void Kernel::k_AssignSPELS(int id) {
246
s_SPELS.ca_addr[id] = (unsigned long long)spe_ls_area_get(
    ps_SPEContext[id].context);

void *ptf_SPEDataOutputViolationAnalyser(void *arg) {
    unsigned long long exec_start, exec_stop;
    parameters_t *_s_Init = (parameters_t *)arg;
    do {
        THREAD_USLEEP_DEFAULT
        pthread_testcancel();
    } while(_i_ElementAnalyserFlag[_s_Init->spe] == THREAD_PAUSE);
    /****************happens only once*******************/
    /*******************************************/
__ANALYSER_THREAD_RESTART:
recovery_info_t s_Recovery;
parameters_t *s_Range = (parameters_t *)arg;
unsigned __ir_IndexS, __ir_IndexE, _i_Pos;
pthread_testcancel();

while(1) {
    exec_start = __mftb();
    if(i_ElementAnalyserFlag[__s_Range->spe]==TRUE) {
        pthread_testcancel();
        __ir_IndexS = __s_Range->begin;
        __ir_IndexE = __s_Range->end;
        for(_i_Pos = __ir_IndexS; _i_Pos < __ir_IndexE; _i_Pos++)
        {
            pthread_testcancel();
            if(i_ElementAnalyserFlag[__s_Range->spe]==THREAD_PAUSE)
                goto __ANALYSER_THREAD_HAS_PAUSED;
            if(i_ElementAnalyserFlag[__s_Range->spe]==THREAD_RESTART)
                goto __ANALYSER_THREAD_RESTART;
            if(i_ElementAnalyserFlag[__s_Range->spe]==THREAD_EXIT)
                goto __ANALYSER_THREAD_EXIT;

            /* Check if the _i_Pos iteration exists in the EMAP. If it does not
            * exist then create an element and set the following values to the
            * member functions of the EMAP element
            */
            ELEMENT.owner = _i_Pos;
            ELEMENT.load = FALSE;
            ELEMENT.store = TRUE;
            ELEMENT.last_store = _i_Pos;
        }
    }
}
/*
if (em.CheckByIndex(_i_Pos)==FALSE) {
  element_t _e;
  _e.iteration_owner = _i_Pos;
  _e.load = FALSE;
  _e.store = TRUE;
  _e.last_store = _i_Pos;

  em.InsertElement(_i_Pos, _e);
} else {
  element_t _e;

  /* The element in the multiset exists. Therefore, we need to firstly determine what flags have been set. Remember, we need to lock the found element! */
  _e = em.GetElementByIndex(_i_Pos);

  pthread_mutex_lock(&m_MonitorArrayMonitor);
  if (MonitorArray[_i_Pos]==EXTERNAL_STORE) {
    pthread_mutex_unlock(&m_MonitorArrayMonitor);
    // continue;
  } else if (MonitorArray[_i_Pos]==INTERNAL_STORE) {
    pthread_mutex_unlock(&m_MonitorArrayMonitor);
    em.WaitAndEnableExclusive(_e, _i_Pos);
  }
  if (_e.load == FALSE) {
    _e.store = TRUE;
    _e.last_store = _i_Pos;

    em.ReinsertElement(_i_Pos, _e);
    em.WaitAndDisableExclusive(_e, _i_Pos);
  }
}
if (_e.load == TRUE) {
    if (_i_Pos < _e.last_load) {
        em.WaitAndDisableExclusive(_e, _i_Pos);
        // Violation
        s_Recovery.element_data_from = _e;
        s_Recovery.element_to_update = _e;
        _RecoveryQueue.push_back(s_Recovery);
    } else {
        // _i_Pos > _e.last_load
        _e.store = TRUE;
        _e.last_store = _i_Pos;
        // _i_Pos > _e.last_load
        em.ReinsertElement(_i_Pos, _e);
        em.WaitAndDisableExclusive(_e, _i_Pos);
    }
} //if (_e.load == TRUE)

} //else if (MonitorArray[_i_Pos]==INTERNAL_STORE)
else {
    pthread_mutex_unlock(&m_MonitorArrayMonitor);
} //else

THREAD_USLEEP_DEFAULT
pthread_testcancel();
} //for(_i_Pos = __ir_IndexS; _i_Pos < __ir_IndexE; _i_Pos ++)

} //if(i_ElementAnalyserFlag[_s_Range->spe]==TRUE) {

} //for(_i_Pos = __ir_IndexS; _i_Pos < __ir_IndexE; _i_Pos ++)
        //if (_e.load == TRUE) {


808   pthread_testcancel();
809   if ((i_ElementAnalyserFlag[_s_Range->spe]==THREAD_RESTART) {
810     i_ElementAnalyserFlag = 0;
811     goto __ANALYSER_THREAD_RESTART;
812   }
813
814
815
816   __ANALYSER_THREAD_HAS_PAUSED;
817   if ((i_ElementAnalyserFlag[_s_Range->spe]==THREAD_PAUSE) {
818     do {
819       THREAD_USLEEP_DEFAULT
820       pthread_testcancel();
821     } while ((i_ElementAnalyserFlag[_s_Range->spe]==THREAD_PAUSE)
822   );
823
824   switch((i_ElementAnalyserFlag[_s_Range->spe])) {
825     case THREAD_RESTART:
826       goto __ANALYSER_THREAD_RESTART;
827       break;
828
829     case THREAD_EXIT:
830       goto __ANALYSER_THREAD_EXIT;
831       break;
832
833     default:
834       break;
835   }
836
837 }
838
839   exec_stop = __mftb();
840   kern.InsertMetricResult(THREAD_DOVA, exec_start, exec_stop);
841
842   THREAD_USLEEP_DEFAULT
843   pthread_testcancel();
while (1) 
pthread_testcancel();
__ANALYSER_THREAD_EXIT:
pthread_exit(NULL);
}

void *ptf_SPERecovery(void *unused) {
  element_t _e_src, _e_dst;
  recovery_info_t s_Recovery;
  unsigned i_Source, i_Destination, i_Total;
  unsigned long long exec_start, exec_stop;
  while(1) {
    exec_start = __mftb();
    while(_RecoveryQueue.empty()) {
      pthread_testcancel();
      THREAD_USLEEP_DEFAULT
    }
    i.ResolveScalarRequestFlag=FALSE;
    pthread_testcancel();
    pthread_mutex_lock(&m_Recovery);
    s_Recovery = _RecoveryQueue.front();
    _RecoveryQueue.pop_front();
    pthread_mutex_unlock(&m_Recovery);
    _e_src = s_Recovery.element_data_from;
    _e_dst = s_Recovery.element_to_update;
    i_Source = _e_src.iteration_owner;
    i_Destination = _e_dst.iteration_owner;

252
881  /*Send a signal to all SPEs to HALT*/
882  for(unsigned i = 0; i < i_ActiveSPECount; i++) {
883      if(i!=_e_src.spe)
884          spe_signal_write(ps_SPEContext[i].context,
885              SPE_SIG_NOTIFY_REG_1, SPE_HALT);
886  }
887  /*Update the SPE status list*/
888  for(_SPEStatusListIterator = _SPEStatusList.begin();
889     _SPEStatusListIterator != _SPEStatusList.end(); ++
890     _SPEStatusListIterator) {
891     _SPEStatusListIterator->status=SPE_HALT;
892  }
893  /*Clean up the element map*/
894  /*Element type = INNER/OUTER & Element identifier = {i:i-n}*/
895  for(unsigned long int i = i_Destination+1; i <= em.GetSize();
896     i++) {
897     em.RemoveElementByLoopRangeIdentifier(_e_src.loop_level, i)
898     ;
899     // em.RemoveByIndex(i);
900  }
901  for(_WorkListIterator = _WorkList.begin(); _WorkListIterator
902     != _WorkList.end(); ++_WorkListIterator) {
903     if(_WorkListIterator->region==_e_dst.region) {
904        i_Total = _WorkListIterator->itr_total;
905        break;
906     }
907  }
908  /*Delete all pending requests*/
909  _RequestList.erase(_RequestList.begin(), _RequestList.end());
910  /*Start request listening thread(s)*/
253
i_ResolveScalarRequestFlag=TRUE;

/*Tell the SPE who made the request to go ahead and do its thing*/
spe_signal_write(ps_SPEContext[_e_src.spe].context,
                 SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE);

/*Signal all SPEs to start*/
for(unsigned i = 0; i < i_ActiveSPECount; i++) {
    if(i!=_e_src.spe)
        spe_signal_write(ps_SPEContext[i].context,
                         SPE_SIG_NOTIFY_REG_2, SPE_RESTART);
}

/*Update the SPE status list*/
for(_SPEStatusListIterator = _SPEStatusList.begin();
    _SPEStatusListIterator != _SPEStatusList.end(); ++
    _SPEStatusListIterator) {
    _SPEStatusListIterator->status=SPE_CONTINUE;
}

exec_stop = __mftb();
kern.InsertMetricResult(THREAD_R, exec_start, exec_stop);
}

void *ptf_SPEContext(void *arg) {

    unsigned int entry = SPE_DEFAULT_ENTRY;
    context_setup_t *self = (context_setup_t*)arg;

    if(spe_context_run(self->context, &entry, 0, self->argp, self
                       ->envp, &ps_StopInfo[self->sid]) < 0) {
        perror('spe_context_run');
        exit(1);
    }

    pthread_exit(NULL);
}
void ptf_SPEAllShutdownCheck(void *unused) {
unsigned int _i_fn_counter = 0;
unsigned long long exec_start, exec_stop;

while(1) {
    exec_start = __mftb();
THREAD_USLEEP_DEFAULT
    for(_SPEStatusListIterator = _SPEStatusList.begin();
        _SPEStatusListIterator != _SPEStatusList.end(); ++
        _SPEStatusListIterator) {
        if(_SPEStatusListIterator->status==SPE_SHUTDOWN)
            _i_fn_counter++;
    }
    if(i_ActiveSPECount==_i_fn_counter) {
        i_AllSPEShutdownFlag=TRUE;
        exec_stop = __mftb();
        kern.InsertMetricResult(THREAD_ASC, exec_start, exec_stop)
        ;
        goto SHUTDOWN_IF_EXIT;
    }
    _i_fn_counter=0;
    exec_stop = __mftb();
    kern.InsertMetricResult(THREAD_ASC, exec_start, exec_stop);
}
SHUTDOWN_IF_EXIT:
pthread_exit(NULL);
}

void *ptf_SPEMonitorMailbox(void *arg) {
unsigned int *spe_number = (unsigned int*)arg;
int _i_Last_IPC = -1;
unsigned int _i_Return;
unsigned long long exec_start, exec_stop;

while(1) {
  exec_start = __mftb();
  THREAD_USLEEP_DEFAULT
  pthread_testcancel();

  if(_MailboxMonitorFlag==TRUE) {
    /*test for thread cancel*/
    pthread_testcancel();

    /*read the contents of the mailbox*/
    _i_Return = spe_out_mbox_status(ps_SPEContext[spe_number
        [0]].context);
    if(_i_Return==1) {
      spe_out_mbox_read(ps_SPEContext[spe_number[0]].context,
          &_i_Return, 1);
      /*if the last processed iteration == the latest read
       from the mailbox, then do nothing*/
      if(_i_Last_IPC==_i_Return) {
        /*if the last processed iteration != the latest read
         from the mailbox, then update
         * the processed value*/
        pthread_mutex_lock(&m_SPEIPCUpdater);
        pi_SPEIPC[spe_number[0]] = _i_Return;
        pthread_mutex_unlock(&m_SPEIPCUpdater);
      }
    }
  }

  exec_stop = __mftb();
  kern.InsertMetricResult(THREAD_MM, exec_start, exec_stop);
}
void *ptf_SPRequestResolverScalar(void *arg) {
  pthread_testcancel();
  
  /* temporary elements */
  element_t _e_tmp, _e_src, _e_dst;
  
  /* recovery struct */
  recovery_info_t s_Recovery;
  
  /* request */
  request_message_t s_Request;
  
  context_params_t s_Context;
  
  unsigned long long exec_start, exec_stop;
  
  while(1) {
    __RESOLVE_TRYAGAIN:
    exec_start = __mftb();
    
    if(iResolveScalarRequestFlag==TRUE) {
      while(_RequestList.empty()) {
        pthread_testcancel();
        THREAD_USLEEP_DEFAULT
        
        if(iResolveScalarRequestFlag==FALSE)
          goto __RESOLVE_TRYAGAIN;
      }
      
      pthread_testcancel();
      
      pthread_mutex_lock(&m_RequestQueueLock);
      
      s_Request = _RequestList.front();
      _RequestList.pop_front();
    } else {
      while(_RequestList.empty()) {
        pthread_testcancel();
        
        pthread_mutex_lock(&m_RequestQueueLock);
        
        s_Request = _RequestList.front();
        _RequestList.pop_front();
      }
      
      pthread_testcancel();
      
      pthread_mutex_lock(&m_RequestQueueLock);
      
      s_Request = _RequestList.front();
      _RequestList.pop_front();
    }
  }
pthread_mutex_unlock(&m_RequestQueueLock);

// REQUEST STRUCT ---- (PARSING) ----> TEMPORARY VARIABLES ----> ELEMENT

int spe_sid = s_Request.spe_sid;
int region_number = s_Request.region_number;
int request_type = s_Request.request_type;
int iteration_owner = s_Request iteration_itr;
int index_a = s_Request.index_a;
int index_b = s_Request.index_b;

_e_tmp.spe = spe_sid;
_e_tmp.region = region_number;
_e_tmp.request_type = request_type;
_e_tmp.iteration_owner = iteration_owner;
_e_tmp.aux = s_Request.aux;
_e_tmp.index_a = index_a;
_e_tmp.index_b = index_b;
_e_tmp.loop_level = s_Request.loop_level;
_e_tmp.level = s_Request.level;
_e_tmp.exclusive = FALSE;
_e_tmp.io_array_type = s_Request.io_array_type;
_e_tmp.outer_level = s_Request.outer_level;
_e_src = _e_tmp;

// Insert OWNER element into the correct table
if (s_Request.aux == -1) {
    if (em.Find(_e_src, _e_src.io_array_type) == FALSE) {
        if (_e_src.iteration_owner <= pi_SPEIPC[_e_src.spe]) {
            _e_src.load = FALSE;
            _e_src.store = TRUE;
            _e_src.last_store = _e_src.iteration_owner;
        }
    }
}
em.InsertElement(_e_src.iteration_owner, _e_src);
}

_e_dst = _e_tmp;
_e_dst.iteration_owner = em.FindElementOwner(_e_tmp, _e_tmp.io_array_type);

if(em.Find(_e_dst, _e_dst.io_array_type)==FALSE) {
    _e_dst.spe = kern.IterationBelongsToSPE(&_e_dst);
    _e_dst.iteration_owner = kern.IterationNumber(&_e_src);

    if(_e_dst.iteration_owner <= pi_SPEIPC[_e_dst.spe]) {
        _e_dst.load = FALSE;
        _e_dst.store = TRUE;
        _e_dst.last_store = _e_src.iteration_owner;
    }
}

em.InsertElement(_e_dst.iteration_owner, _e_dst);

Doucontext params holds the parameters for the needed region*/
for(_WorkListIterator = _WorkList.begin();
    _WorkListIterator != _WorkList.end(); ++
    _WorkListIterator) {
    if(_WorkListIterator->region==(unsigned int)region_number) {
        s_Context = *_WorkListIterator;
        break;
    }
} /*lock both elements (source & destination)*/
em.WaitAndEnableExclusive(_e_src, _e_src.io_array_type);
em.WaitAndEnableExclusive(_e_dst, _e_dst.io_array_type);
}

_e_src = em.GetElement(_e_src, _e_src.io_array_type);
_e_dst = em.GetElement(_e_dst, _e_dst.io_array_type);

if(request_type==LOAD_AUX) {
  //does the aux element exist? if yes, then lock it. if no,
  //then create the element and then lock it!
  if(em.ExistElementByAuxIndex(_e_src.aux, _e_src,
      iteration_owner)==FALSE) {
    em.InsertElement(_e_src.iteration_owner, _e_src);
  }
}

em.WaitAndEnableExclusive(_e_src, _e_src.io_array_type);
_e_dst.iteration_owner = em.GetElementOwner(_e_tmp,
  _e_tmp.io_array_type);
if(em.ExistElementByAuxIndex(_e_dst.aux, _e_dst,
    iteration_owner)==FALSE) {
  em.InsertElement(_e_dst.iteration_owner, _e_dst);
}

em.WaitAndEnableExclusive(_e_dst, _e_dst.io_array_type);
_e_dst.load = TRUE;
_e_dst.last_load = _e_src.iteration_owner;
em.ReinsertElement(_e_dst.iteration_owner, _e_dst);

/*the SPE must get the data from the primary buffer*/
spe_signal_write(ps_SPEContext[spe_sid].context,
    SPE_SIG_NOTIFY_REG_2, BUFFER1);
if(request_type==STORE_AUX) {
    //does the aux element exist? if yes, then lock it. if
    //then create the element and then lock it!
    if(em.ExistsElementByAuxIndex(_e_src.aux, _e_src.
        iteration_owner)==FALSE) {
        em.InsertElement(_e_src.iteration_owner, _e_src);
    }
    em.WaitAndEnableExclusive(_e_src, _e_src.io_array_type);

    _e_dst.iteration_owner = em.GetElementOwner(_e_tmp,
        _e_tmp.io_array_type);
    if(em.ExistsElementByAuxIndex(_e_dst.aux, _e_dst.
        iteration_owner)==FALSE) {
        em.InsertElement(_e_dst.iteration_owner, _e_dst);
    }
    em.WaitAndEnableExclusive(_e_dst, _e_dst.io_array_type);

    if(_e_dst.load==TRUE) {
        if(_e_src.iteration_owner < _e_dst.last_load) {
            //violation
            printf("Violation: (d)Iteration \%d<=>(s)
                Iteration, \%d\n", _e_dst.iteration_owner, _e_dst.
                last_load);

            em.WaitAndDisableExclusive(_e_src, _e_src.
                io_array_type);
            em.WaitAndDisableExclusive(_e_dst, _e_dst.
                io_array_type);

            i.ResolveScalarRequestFlag=FALSE;

            s.Recovery.element_data_from = _e_src;
            s.Recovery.element_to_update = _e_dst;
        }
exec_stop = __mftb();
kern.InsertMetricResult(THREAD_RRS, exec_start, exec_stop);
_RecoveryQueue.push_back(s_Recovery);

else {
  _e_dst.store = TRUE;
  _e_dst.last_store = _e_src.iteration_owner;
  em.ReinsertElement(_e_dst.iteration_owner, _e_dst);
  spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER1);
}

if (_e_dst.load!=TRUE) {
  _e_dst.store = TRUE;
  _e_dst.last_store = _e_src.iteration_owner;
  em.ReinsertElement(_e_dst.iteration_owner, _e_dst);
}

/*@the SPE must get the data from the primary buffer*/
spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER1);

if (request_type==LOAD) {
  _e_dst.load = TRUE;
  _e_dst.last_load=_e_src.iteration_owner;
  em.ReinsertElement(_e_dst.iteration_owner, _e_dst);
  /*tell the SPE who created this request to go and get
the data.

once the SPE has completed the transfer, it must report back
and tell the PPE. the PPE can then set the exclusive property
to false for both elements*/

if(_e_dst.store==TRUE) {
    /* the SPE must get the data from the secondary buffer */
    spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER2);
}
else {
    /* the SPE must get the data from the primary buffer*/
    spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER1);
}

if(request_type==STORE) {
    if(_e_dst.store!=TRUE) {
        _e_dst.store = TRUE;
        _e_dst.last_store=_e_src.iteration_owner;
        em.ReinsertElement(_e_dst.iteration_owner, _e_dst);

        if(_e_dst.store==TRUE) {
            /* the SPE must store the data from the secondary buffer*/
            spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER2);
        }
        else {
            /* the SPE must store the data from the primary buffer*/
spe_signal_write(ps_SPEContext[spe_sid].context, SPE_SIG_NOTIFY_REG_2, BUFFER1);
} }

if(_e_dst.load==TRUE) {
  if(_e_src.iteration_owner < _e_dst.last_load) {
    // violation
    printf("Violation: iteration_owner\n", _e_dst.iteration_owner);
    em.WaitAndDisableExclusive(_e_src, _e_src.io_array_type);
    em.WaitAndDisableExclusive(_e_dst, _e_dst.io_array_type);
    _ResolveScalarRequestFlag=FALSE;
  }
  s_Recovery.element_data_from = _e_src;
  s_Recovery.element_to_update = _e_dst;
  exec_stop = __mftb();
  kern.InsertMetricResult(THREAD_RRS, exec_start, exec_stop);
  _RecoveryQueue.push_back(s_Recovery);
}

if(_e_src.iteration_owner > _e_dst.last_load) {
  // owner can store its data into needed element
  _e_dst.store=TRUE;
  _e_dst.last_store=_e_src.iteration_owner;
  em.ReinsertElement(_e_dst.iteration_owner, _e_dst);
}
if(_e_dst.load==TRUE) {
    /* the SPE must get the data from the secondary
       buffer */
    spe_signal_write(ps_SPEContext[spe_sid].context,
                     SPE_SIG_NOTIFY_REG_2, BUFFER2);
}
else {
    /* the SPE must get the data from the primary
       buffer */
    spe_signal_write(ps_SPEContext[spe_sid].context,
                     SPE_SIG_NOTIFY_REG_2, BUFFER1);
}
}
}
exec_stop = __mftb();
kern.InsertMetricResult(THREAD_RRS, exec_start, exec_stop);
THREAD_USLEEP_DEFAULT

// pthread_exit(NULL);
1299
1300
1301
1302
1303 //
1304 /////////////////////////////////////////////////////////////////////////////////////////////
1305 // CALLBACK FUNCTIONS
1306 /////////////////////////////////////////////////////////////////////////////////////////////
1307
1308 int cf_MeasurementReading(void *ls_base_tmp, unsigned int data)
1309 {
1310 THREAD_USLEEP_DEFAULT
1311 pthread_mutex_lock(&m_MeasureReading);
1312 char *ls_base = (char *)ls_base_tmp;
1313 spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));
1314 measure_t *params = (measure_t *)(ls_base + params_offset);
1315 mr.Insert(*params);
1316 pthread_mutex_unlock(&m_MeasureReading);
1317 return 0;
1318 }
1319
1320
1321
1322
1323
1324
1325 int cf_SPEShutdownRequest(void *ls_base_tmp, unsigned int data)
1326 {
1327 THREAD_USLEEP_DEFAULT
1328 pthread_mutex_lock(&m_SPEShutdown);
unsigned long long exec_start, exec_stop;
exec_start = __mftb();

char *ls_base = (char *)ls_base_tmp;
spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));

transmit_report_t *params = (transmit_report_t *)(ls_base +
params_offset);

for (_SPEStatusListIterator = _SPEStatusList.begin();
_SPEStatusListIterator != _SPEStatusList.end(); ++
_SPEStatusListIterator) {
  if (_SPEStatusListIterator->spe==params->spe) {
    switch (_SPEStatusListIterator->status) {
      case SPE_DEPENDENCY:
        params->result = SPE_HALT;
        _SPEStatusListIterator->status = SPE_HALT;
        goto SWITCH_EXIT;
        break;

      case SPE_NO_DEPENDENCY:
        params->result = SPE_SHUTDOWN;
        _SPEStatusListIterator->status = SPE_SHUTDOWN;
        goto SWITCH_EXIT;
        break;

      case SPE_SHUTDOWN:
        params->result = SPE_SHUTDOWN;
        _SPEStatusListIterator->status = SPE_SHUTDOWN;
        goto SWITCH_EXIT;
        break;

      default:
        goto SWITCH_EXIT;
        break;
    }
  }
}
SWITCH_EXIT:

exec_stop = __mftb();
kern.InsertMetricResult(CALLBACK_SR, exec_start, exec_stop);
pthread_mutex_unlock(&m_SPEShutdown);
return 0;

int cf_SPERequest(void *ls_base_tmp, unsigned int data) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_Insert);

    unsigned long long exec_start, exec_stop;
    exec_start = __mftb();
    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));
    request_message_t *params = (request_message_t *)(ls_base + params_offset);
    _RequestList.push_back(*params);
    exec_stop = __mftb();
kern.InsertMetricResult(CALLBACK_R, exec_start, exec_stop);
    pthread_mutex_unlock(&m_Insert);
    return 0;
}
int cf_SPERequestComplete(void *ls_base_tmp, unsigned int data)
{
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_RegionComplete);
    unsigned long long exec_start, exec_stop;
    exec_start = __mftb();
    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));
    request_message_t *params = (request_message_t *)(ls_base +
        params_offset);
    element_t _e_tmp, _e_src, _e_dst;
    /*Disable Exclusiveness*/
    _e_tmp.spe = params->spe_sid;
    _e_tmp.region = params->region_number;
    _e_tmp.request_type = params->request_type;
    _e_tmp.iteration_owner = params->owner_itr;
    _e_tmp.index_a = params->index_a;
    _e_tmp.index_b = params->index_b;
    _e_tmp.loop_level = params->loop_level;
    _e_tmp.level = params->level;
    _e_tmp.io_array_type = params->io_array_type;
    _e_src = _e_tmp;
    em.WaitAndDisableExclusive(_e_src, _e_src.io_array_type);
    _e_dst = _e_tmp;
        io_array_type);
    em.WaitAndDisableExclusive(_e_dst, _e_dst.io_array_type);
    for(_SPEStatusListIterator = _SPEStatusList.begin();
269
```c
_SPEStatusListIterator != _SPEStatusList.end(); ++
_SPEStatusListIterator) {
    if (_SPEStatusListIterator->spe==params->spe_sid) {
        _SPEStatusListIterator->counter -= 1;
        if (_SPEStatusListIterator->counter==0) {
            _SPEStatusListIterator->status = SPE_NO_DEPENDENCY;
        }
        break;
    }
    exec_stop = __mftb();
    kern.InsertMetricResult(CALLBACK_RC, exec_start, exec_stop);
    pthread_mutex_unlock(&m_RegionComplete);
    return 0;
}

int cf_SPERegionRequest(void *ls_base_tmp, unsigned int data) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_RegionParameters);
    unsigned int spe, _i_found = FALSE;
    unsigned int region;
    unsigned long long exec_start, exec_stop;
    exec_start = __mftb();
    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *( (spe_offset_t *)(ls_base + data ));
    context_params_t *params = (context_params_t *)(ls_base +
        params_offset);
```
```c
if (params->spe >= i_ActiveSPECount) {
    params->assigned = SPE_HALT;
    for (_SPEStatusListIterator = _SPEStatusList.begin();
         _SPEStatusListIterator != _SPEStatusList.end(); ++
         _SPEStatusListIterator) {
        if (_SPEStatusListIterator->spe == params->spe)
            _SPEStatusListIterator->status = SPE_STANDBY;
        params->assigned = SPE_STANDBY;
    }
    break;
} else {
    params->assigned = SPE_CONTINUE;
    for (_RegionListIterator = _RegionList.begin();
         _RegionListIterator != _RegionList.end(); ++
         _RegionListIterator) {
        if (_RegionListIterator->spe == params->spe &&
            _RegionListIterator->connected == TRUE) {
            _RegionListIterator->region = params->region;
            _RegionListIterator->complete = REGION_PROCESSING;
            _RegionListIterator->commit_back = FALSE;
```
_i_found = TRUE;
break;
}

if(!_i_found != TRUE) {
    region_complete_t s_RegionComplete;
    s_RegionComplete.spe = spe;
    s_RegionComplete.region = params->region;
    s_RegionComplete.complete = REGION_PROCESSING;
    _RegionList.push_back(s_RegionComplete);
}

// Use the work_list STL LIST to locate the right work parameters for SPE
for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if((_WorkListIterator->spe == params->spe) && (_WorkListIterator->region == params->region)) {
        params->bench = _WorkListIterator->bench;
        params->ea_in = _WorkListIterator->ea_in;
        params->ea_out = _WorkListIterator->ea_out;
        params->ipc_internal_counter = _WorkListIterator->ipc_internal_counter;
        params->size = _WorkListIterator->size;
        params->size2 = _WorkListIterator->size2;
        params->size_begin = _WorkListIterator->size_begin;
        params->size_end = _WorkListIterator->size_end;

1525  params->size_begin_2 = __WorkListIterator->size_begin_2;
1526  params->size_end_2 = __WorkListIterator->size_end_2;
1527
1528  params->itr_begin = __WorkListIterator->itr_begin;
1529  params->itr_end = __WorkListIterator->itr_end;
1530
1531  params->itr_total = __WorkListIterator->itr_total;
1532  params->final = __WorkListIterator->final;
1533
1534  params->io_array_type = __WorkListIterator->io_array_type;
1535
1536  params->ea_aux = __WorkListIterator->ea_aux;
1537  params->ea_aux2 = __WorkListIterator->ea_aux2;
1538  params->ea_aux3 = __WorkListIterator->ea_aux3;
1539
1540  params->store_array = (unsigned long long)&MonitorArray[0];
1541  break;
1542 }
1543 }
1544 }
1545
1546 exec_stop = __mftb();
1547 kern.InsertMetricResult(CALLBACK_RR, exec_start, exec_stop);
1548 pthread_mutex_unlock(&m_RegionParameters);
1549 return 0;
1550 }
1551
1552 int cf_SPRegionComplete(void *ls_base_tmp, unsigned int data) {
1553 THREAD_USLEEP_DEFAULT
1554 pthread_mutex_lock(&m_RegionComplete);
1555 unsigned long long exec_start, exec_stop;
1556
exec_start = __mftb();

char *ls_base = (char *)ls_base_tmp;
spe_offset_t params_offset = *(spe_offset_t *)(ls_base + data);

context_params_t *params = (context_params_t *)(ls_base + params_offset);

unsigned int _i_fn_counter = 0;

/*
 * Put this function contents into a thread. We need to return
 * the message
 * back to the SPE so it can monitor for signals!
 *
 * ***CORRECTION***
 * This function you placed a pthread_exit(NULL). This is only
 * used for a threaded
 * function. This is a callback SPE function, you need a'
 * return 0;' statement. You
 * have done this now.
 */

/* Once REGION #n == SPE COUNT – It is time to destroy hash
 table #n. Clean up routine! */

/* Update the current state of SPE = TRUE */
for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if(_WorkListIterator->spe == params->spe)
        _WorkListIterator->completed = params->completed;
}
for(_RegionListIterator = _RegionList.begin(); _RegionListIterator != _RegionList.end(); ++_RegionListIterator) {
    if(_RegionListIterator->region==params->region) {
        _RegionListIterator->complete=params->region;
        break;
    }
}

/* Now determine if REGION #n has been completed by all SPEs */
for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if((_WorkListIterator->spe==params->spe) && (_WorkListIterator->region==params->region) && (_WorkListIterator->completed==params->completed)) {
        _fn_counter++;
        break;
    }
}
/*Now, if all regions have completed then we need to send a signal to all SPEs to continue*/
_i_fn_counter=0;

for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if(_WorkListIterator->completed==REGION_COMPLETED) {
        ++_i_fn_counter;
    }
}
if(_i_fn_counter==i_ActiveSPECount) {
    params->assigned=SPE_CONTINUE;
    i_ResolveScalarRequestFlag = FALSE;
    i_UpdaterFlag = FALSE;
}
i_MailboxMonitorFlag = FALSE;

params->assigned = SPE_CONTINUE;

for(unsigned int i = 0; i < i_ActiveSPECount; i++) {
    // printf("SPE %i has finished on region %i\n", i, params->
    // region);
    if(i != params->spe)
        spe_signal_write(ps_SPEContext[i].context, SPE_SIG_NOTIFY_REG_1, SPE_CONTINUE);
}

em.DeleteAllElements();

} else {
    params->assigned = SPE_HALT;
}

exec_stop = __mftb();
kern.InsertMetricResult(CALLBACK_RC1, exec_start, exec_stop);

pthread_mutex_unlock(&m_RegionComplete);

return 0;

int cf_SPERegisterR3(void *ls_base_tmp, unsigned int data) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_SPESID);
    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *((spe_offset_t *)((spe_offset_t *)ls_base + data));
    spe_info_init_t *params = (spe_info_init_t *)((spe_info_init_t *)ls_base +

params._offset);

for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
  if(_WorkListIterator->spe == params->spe) {
    _WorkListIterator->spe_r3 = params->ea_addr[0];
    _WorkListIterator->spe_r4 = params->ea_addr[1];
    _WorkListIterator->spe_r5 = params->ea_addr[2];

    for(_SPEStatusListIterator = _SPEStatusList.begin(); _SPEStatusListIterator != _SPEStatusList.end(); ++_SPEStatusListIterator) {
      if(_SPEStatusListIterator->spe == _WorkListIterator->spe) {
        _SPEStatusListIterator->r3 = _WorkListIterator->spe_r3;
        _SPEStatusListIterator->r4 = _WorkListIterator->spe_r4;
        _SPEStatusListIterator->r5 = _WorkListIterator->spe_r5;
        _SPEStatusListIterator->status = SPE_NO_DEPENDENCY;
      }
    }
    break;
  }
}
break;
}

pthread_mutex_unlock(&m_SPESID);
return 0;
}

int cf_SPERegisterIPC(void *ls_base_tmp, unsigned int data) {
  THREAD_USLEEP_DEFAULT
1682  pthread_mutex_lock(&m_SPEIPC);
1683  
1684  char *ls_base = (char *)ls_base_tmp;
1685  spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));
1686  
1687  ipc_info_t *params = (ipc_info_t *)(ls_base + params_offset);
1688  
1689  for(_SPEStatusListIterator = _SPEStatusList.begin();
1690     _SPEStatusListIterator != _SPEStatusList.end(); ++
1691     _SPEStatusListIterator) {
1692     if(_SPEStatusListIterator->spe==params->spe) {
1693         _SPEStatusListIterator->ipc = params->ipc_addr;
1694         break;
1695     }
1696  }
1697  
1698  pthread_mutex_unlock(&m_SPEIPC);
1699  
1700  return 0;
1701  }
1702  
1703  // int cf_SPERegionCompleteSignal(void *ls_base_tmp, unsigned int data) {
1704  //    THREAD_USLEEP_DEFAULT
1705  //    pthread_mutex_lock(&m_SPESignal);
1706  //    char *ls_base = (char *)ls_base_tmp;
1707  //    spe_offset_t params_offset = *((spe_offset_t *)(ls_base +
1708  //    data));
1709  //    spe_sig_ob_t *params = (spe_sig_ob_t *)(ls_base +
1710  //    params_offset);
1711  //    if(params->send_all==FALSE){
1712  //        spe_signal_write(ps_SPEContext[params->spe].context,
1713  //             SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE);
1714  //    }
if (params->send_all==TRUE)
{
    for (unsigned i = 0; i < i_ActiveSPECount; i++) {
        spe_signal_write(ps_SPEContext[i].context,
            SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE);
    }
}

if (params->loop_level==OUTER) {
    ++i_LoopOuterCounter;
    i_ElementAnalyserFlag[params->spe]=THREAD_PAUSE;
}

THREAD_USLEEP_DEFAULT
i_ElementAnalyserFlag[params->spe]=THREAD_EXIT;

int cf_SPERegionCompleteSignal(void *ls_base_tmp, unsigned int data) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_SPESignal);

    unsigned long long exec_start, exec_stop;
    exec_start = __mftb();

    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));

    spe_sig_ob_t *params = (spe_sig_ob_t *)(ls_base +
        params_offset);

    if (params->loop_level==OUTER) {
        ++i_LoopOuterCounter;
        i_ElementAnalyserFlag[params->spec]=THREAD_PAUSE;
    }

    THREAD_USLEEP_DEFAULT
    i_ElementAnalyserFlag[params->spe]=THREAD_EXIT;

    pthread_mutex_unlock(&m_SPESignal);

    return 0;
}

int i_LoopOuterCounter=0;
int i_LoopSyncInnerCounter=0;
for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
    if(_WorkListIterator->spe==params->spe) {
        _WorkListIterator->completed=REGION_PROCESSING;
    }
}

if(_i_LoopOuterCounter==i_ActiveSPECount) {
    for(_WorkListIterator = _WorkList.begin(); _WorkListIterator != _WorkList.end(); ++_WorkListIterator) {
        if(_WorkListIterator->spe==params->spe) {
            _WorkListIterator->completed=REGION_COMPLETED;
        }
    }
    _i_LoopOuterCounter=0;
    params->id = SPE_CONTINUE;
}

for(unsigned i = 0; i < i_ActiveSPECount; i++) {
    if(params->spe == i) {
        spe_signal_write(ps_SPEContext[i].context, SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE);
    }
}

if(params->loop_level==INNER) {
    ++_i_LoopSyncInnerCounter;
}

if(_i_LoopSyncInnerCounter==i_ActiveSPECount) {
    _i_LoopSyncInnerCounter=0;
}
params->id = SPE_CONTINUE;

for (unsigned i = 0; i < i_ActiveSPECount; i++) {
    if (params->spe != i)
        spe_signal_write(ps_SPEContext[i].context,
                        SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE);
}

exec_stop = __mftb();
kern.InsertMetricResult(CALLBACK_RCS, exec_start, exec_stop);
pthread_mutex_unlock(&m_SPESignal);
return 0;

/\This callback function will register, deregister and copy back loop data/
int cf_SPERegisterLoop(void *ls_base_tmp, unsigned int data) {
    THREAD_USLEEP_DEFAULT
    pthread_mutex_lock(&m_LoopRegion);
    unsigned long long exec_start, exec_stop;
    exec_start = __mftb();
    char *ls_base = (char *)ls_base_tmp;
    spe_offset_t params_offset = *((spe_offset_t *)(ls_base + data));
    loop_t *params = (loop_t *)(ls_base + params_offset);
    int _found = FALSE;
    int _pos_start, _pos_end;
    if (params->type==REGISTER) {

// If params already exists then update the current parameters, otherwise add params to list

__CF_SPeregisterloop_forceregister:
for(_LoopRegionListIterator = _LoopRegionList.begin();
    _LoopRegionListIterator != _LoopRegionList.end(); ++
    _LoopRegionListIterator) {
    if(_LoopRegionListIterator->spe == params->spe &&
        _LoopRegionListIterator->id == params->id) {
        _found = TRUE;
    _LoopRegionListIterator->pos_start = params->pos_start;
    _LoopRegionListIterator->pos_end = params->pos_end;
    ps_MonitorParameters[params->spe].spe = params->spe;
    ps_MonitorParameters[params->spe].begin = params->
        pos_start;
    ps_MonitorParameters[params->spe].end = params->pos_end;
    i_ElementAnalyserFlag[params->spe] = TRUE;
    if(pthread_create(&pt_ElementAnalyser[params->spe], NULL
        , ptf_SPEDataOutputViolationAnalyser , &
        ps_MonitorParameters[params->spe])) {
        perror("pthread_create");
        exit(1);
    }
    break;
}
if(_found==FALSE) {
    params->done=FALSE;
    _LoopRegionList.push_front(*params);
    goto __CF_SPeregisterloop_forceregister;
if (params->spe==0) {
    s_Report.spe = params->spe;
    s_Report.loop = params->level;
    i_UpdaterFlag = TRUE;
}

if (i_UpdaterFlag == THREAD_PAUSE)
    i_UpdaterFlag = THREAD_RESTART;

i_MailboxMonitorFlag = TRUE;
}

if (params->type==DEREGISTER) {
    for (_LoopRegionListIterator = _LoopRegionList.begin();
        _LoopRegionListIterator != _LoopRegionList.end(); ++
        _LoopRegionListIterator) {
        if (_LoopRegionListIterator->spe == params->spe &&
            _LoopRegionListIterator->id == params->id) {
            _LoopRegionListIterator->done = TRUE;
            _pos_start = _LoopRegionListIterator->pos_start;
            _pos_end = _LoopRegionListIterator->pos_end;
            pthread_mutex_lock(&m_MonitorArrayMonitor);
            for (int i = _pos_start; i < _pos_end; i++) {
                MonitorArray[i] = NO_STORE;
            }
            pthread_mutex_unlock(&m_MonitorArrayMonitor);
            _LoopRegionList.erase(_LoopRegionListIterator);
            i_ElementAnalyserFlag[params->spe] = THREAD_PAUSE;
        }
    }
}
1876 // THREAD_USLEEP_DEFAULT
1877 i_ElementAnalyserFlag[params->spe] = THREAD_EXIT;
1878 // THREAD_USLEEP_DEFAULT
1879 // pthread_cancel(pt_ElementAnalyser[params->spe]);
1880 // pthread_join(pt_ElementAnalyser[params->spe], NULL);
1881 break;
1882 }
1883 }
1884 }
1885 // i_UpdaterFlag=THREAD_PAUSE;
1886 // i_MailboxMonitorFlag=FALSE;
1887
1888 unsigned int __i_counter = 0;
1889
1890 for(_LoopRegionListIterator = _LoopRegionList.begin();
1891 _LoopRegionListIterator != _LoopRegionList.end(); ++
1892 _LoopRegionListIterator) {
1893 if(_LoopRegionListIterator->level==OUTER) {
1894 ++__i_counter;
1895 }
1896 }
1897 if(__i_counter==i_ActiveSPECount) {
1898 if(_LoopRegionListIterator->level==OUTER) {
1899 //Delete
1900 em.RemoveElementByLoopRange(params->outer_level);
1901 }
1902 }
1903 }
1904 }
1905 if(params->type==COPY_BACK) {
1906 for(_LoopRegionListIterator = _LoopRegionList.begin();
1907 _LoopRegionListIterator != _LoopRegionList.end(); ++
1908 _LoopRegionListIterator) {
1909 if(_LoopRegionListIterator->spe == params->spe &&
1910 _LoopRegionListIterator->id == params->id) {
1911
284
params->pos_start = __LoopRegionListIterator->pos_start;
params->pos_end = __LoopRegionListIterator->pos_end;
break;
}
}
if(params->spe==0) {
    i_UpdaterFlag=THREAD_RESTART;
    i_MailboxMonitorFlag=TRUE;
}

__THREAD_NOW_EXIT:
exec_stop = __mftb();
kern.InsertMetricResult(CALLBACK_RL, exec_start, exec_stop);
pthread_mutex_unlock(&m_LoopRegion);

return 0;

B.6 main.cpp

#include 'kernel.hpp'

int main(int argc, char *argv []) {

    ///////////// BENCHMARK PARAMETERS /////////////
    // int FFT_size = FFT_SIZE; //TINY_FFT_SIZE

    int SOR_size = SOR_SIZE; //TINY_SOR_SIZE SOR_SIZE

    int Sparse_size_M = SPARSE_SIZE_M; //TINY_SPARSE_SIZE_M
    SPARSE_SIZE_M
    int Sparse_size_nz = SPARSE_SIZE_nz; //TINY_SPARSE_SIZE_nz
    SPARSE_SIZE_nz
int LU_size = LG_LU_SIZE;  //TINY_LU_SIZE  LU_SIZE
Random R = new_Random_seed(RANDOM_SEED);
//enk////////////////////////////////////////////////////////////////////

FFT benchmark/
// SingleArrayInput = (double*)RandomVector(2*FFT_size, R);
// SingleArrayOutput = (double*)malloc(2*FFT_size*sizeof(float)));
// MonitorSize(2*FFT_size);
// BenchmarkAttribute.bench_name = FFT;
// BenchmarkAttribute.bench_id = 0;
// BenchmarkAttribute.total_iterations = fft_only_int_log2(2*FFT_size);
// BenchmarkAttribute.size_1_dataset = FFT_size;
// BenchmarkAttribute.aux = (unsigned long long) SingleArrayInput;
// BenchmarkAttribute.aux2 = (unsigned long long) SingleArrayOutput;
// BenchmarkAttribute.input = (unsigned long long) SingleArrayInput;
// BenchmarkAttribute.output = (unsigned long long) SingleArrayOutput;
// BenchmarkAttribute.io_array_type = SINGLE_ARRAY;
// InsertBenchmark(BenchmarkAttribute);

// DoubleArrayInput = RandomMatrix(SOR_size, SOR_size, R);
// DoubleArrayOutput = (double **) malloc(sizeof(double*)*SOR_size);

// for (int i=0; i<SOR_size; i++) {
// DoubleArrayOutput[i] = (double *) malloc(sizeof(double)*SOR_size);
// }

// MonitorSize(SOR_size);

// BenchmarkAttribute.bench_name = SOR;
// BenchmarkAttribute.bench_id = 1;
// BenchmarkAttribute.total_iterations = 1;
// BenchmarkAttribute.size_1_dataset = SOR_size;
// BenchmarkAttribute.size_2_dataset = SOR_size;
// BenchmarkAttribute.input = (unsigned long long *)&DoubleArrayInput;
// BenchmarkAttribute.output = (unsigned long long *)&DoubleArrayOutput;
// BenchmarkAttribute.io_array_type = DOUBLE_ARRAY;

// InsertBenchmark(BenchmarkAttribute);
/Sparse benchmark/
int N = Sparse_size_M;
int nz = Sparse_size_nz;
SingleArrayInput = RandomVector(N, R);
SingleArrayOutput = (double*) malloc(sizeof(double)*N);
MonitorSize(N);

# if 0

/* initialize square sparse matrix

for this test, we create a sparse matrix with M/nz
nonzeros

per row, with spaced-out evenly between the beginning of
the
row to the main diagonal. Thus, the resulting pattern
looks
like

+----------+
**       +
****     +
** *      +
**** *    +
** * *    +
**** * *   +
** * * *   +
** * * * * +
** * * * * +

*/
(as best reproducible with integer arithmetic)

Note that the first nr rows will have elements past the diagonal.*

```c
#define

int nr = nz/N;  /* average number of nonzeros per row */
int anz = nr*N;  /* actual number of nonzeros */

val = RandomVector(anz, R);
col = (int*) malloc(sizeof(int)*nz);
row = (int*) malloc(sizeof(int)*(N+1));
r=0;
	nrow = row[r];
	step = r/ nr;
	i=0;
	onrow += nr;
	if (step < 1) step = 1;  /* take at least unit steps */

for (i=0; i<nr; i++)
	col[row+i] = i*step;
```

BenchmarkAttribute.bench_name = SPARSE;
BenchmarkAttribute.bench_id = 2;
BenchmarkAttribute.total_iterations = 1;
BenchmarkAttribute.size_1_dataset = N;
BenchmarkAttribute.aux = (unsigned long long)val;
BenchmarkAttribute.aux2 = (unsigned long long)row;
```
BenchmarkAttribute.aux3 = (unsigned long long)col;
BenchmarkAttribute.input = (unsigned long long)
  SingleArrayInput;
BenchmarkAttribute.output = (unsigned long long)
  SingleArrayOutput;
BenchmarkAttribute.io_array_type = SINGLE_ARRAY;

InsertBenchmark(BenchmarkAttribute);

/*MeasureLU benchmark*/
int N = LU_size;
double **A = NULL;
double **lu = NULL;
int *pivot = NULL;

// if ((A = RandomMatrix(N, N, R)) == NULL) exit(1);
// if ((lu = new_Array2D_double(N, N)) == NULL) exit(1);
// pivot = (int *)malloc(N * sizeof(int));

if (pivot==NULL) {
  printf("problem
");
  exit(1);
}

MonitorSize(N);

BenchmarkAttribute.bench_name = LU;
// BenchmarkAttribute.total_iterations = 1;
// BenchmarkAttribute.size_1_dataset = LU_size;
// BenchmarkAttribute.aux = (unsigned long long)&A[0][0];
// BenchmarkAttribute.aux2 = (unsigned long long)&lu[0][0];
// BenchmarkAttribute.aux3 = (unsigned long long)pivot;
// BenchmarkAttribute.input = (unsigned long long)&DoubleArrayInput[0][0];
// BenchmarkAttribute.output = (unsigned long long)&DoubleArrayOutput[0][0];
// BenchmarkAttribute.input = (unsigned long long)SingleArrayInput;
// BenchmarkAttribute.output = (unsigned long long)SingleArrayOutput;

//Array2D = Array2D_double_copy(N, N, lu, A);
// BenchmarkAttribute.bench_id = 3;
// BenchmarkAttribute.io_array_type = SINGLE_ARRAY;
// InsertBenchmark(BenchmarkAttribute);

//LU = LU_factor(N, N, lu, pivot); - NOT WORKING
// BenchmarkAttribute.bench_id = 4;
// BenchmarkAttribute.io_array_type = DOUBLE_ARRAY;
// InsertBenchmark(BenchmarkAttribute);

//LU = LU_copy_matrix()
// BenchmarkAttribute.bench_id = 5;
// BenchmarkAttribute.io_array_type = DOUBLE_ARRAY;
// InsertBenchmark(BenchmarkAttribute);

/*Run*/
SystemRun;
213 BenchmarkReport (LOAD_E);
214 BenchmarkReport (STORE_E);
215 BenchmarkReport (MAILBOX_INTERRUPT);
216
217 BenchmarkReport (THREAD_DOVA);
218 BenchmarkReport (THREAD_R);
219 BenchmarkReport (THREAD_ASC);
220 BenchmarkReport (THREAD_MM);
221 BenchmarkReport (THREAD_RRS);
222
223 BenchmarkReport (CALLBACK_SR);
224 BenchmarkReport (CALLBACK_R);
225 BenchmarkReport (CALLBACK_RC);
226 BenchmarkReport (CALLBACK_RR);
227 BenchmarkReport (CALLBACK_RC1);
228 BenchmarkReport (CALLBACK_RCS);
229 BenchmarkReport (CALLBACK_RL);
230
231 BenchmarkReport (PROGRAM_COMPLETE_EXECUTION);
232 return 0;
233 }

B.7 random.cpp

1 #include <stdlib.h>
2 #include 'random.hpp'
3 #ifdef NULL
4 #define NULL 0
5 #endif
6 8
9

292
10  static const int m1 = (ONE << (MDIG - 2)) + ((ONE << (MDIG - 2)) - ONE);
11 static const int m2 = ONE << MDIG/2;
12
13  For mdig = 32 : m1 = 2147483647, m2 = 65536
14  For mdig = 64 : m1 = 9223372036854775807, m2 = 4294967296
15  */
16  / * move to initialize() because */
17  / * compiler could not resolve as */
18  / * a constant. */
19
20  static / *const*/ double dm1;  / * = 1.0 / (double) m1; */
21
22  / */private methods (defined below, but not in Random.h */
23
24  static void initialize(Random R, int seed);
25
26 Random new_Random_seed(int seed)
27 {  Random R = (Random) malloc(sizeof(Random_struct));
28      initialize(R, seed);
29      R->left = 0.0;
30      R->right = 1.0;
31      R->width = 1.0;
32      R->haveRange = 0 /*false*/;
33 293
return R;
}

Random new_Random(int seed, double left, double right)
{
    Random R = (Random) malloc(sizeof(Random_struct));
    initialize(R, seed);
    R->left = left;
    R->right = right;
    R->width = right - left;
    R->haveRange = 1; /* true */
    return R;
}

void Random_delete(Random R)
{
    free(R);
}

/* Returns the next random number in the sequence. */

double Random_nextDouble(Random R)
{
    int k;
    int I = R->i;
    int J = R->j;
    int *m = R->m;
    k = m[I] - m[J];
    if (k < 0) k += ml;
    R->m[J] = k;
if (I == 0)
    I = 16;
else I--;
R->i = I;

if (J == 0)
    J = 16;
else J--;
R->j = J;

if (R->haveRange)
    return R->left + dm1 * (double) k * R->width;
else
    return dm1 * (double) k;

/*

PRIVATE METHODS

*/

static void initialize(Random R, int seed)
{
    int jseed, k0, k1, j0, j1, iloop;
    dm1 = 1.0 / (double) m1;
    R->seed = seed;
if (seed < 0 ) seed = -seed;    /* seed = abs(seed) */

jseed = (seed < m1 ? seed : m1);    /* jseed = min(seed, m1) */

if (jseed % 2 == 0 ) jseed;

k0 = 9069 % m2;
k1 = 9069 / m2;

j0 = jseed % m2;
j1 = jseed / m2;

for (ilooop = 0; ilooop < 17; ++ilooop)
{
    jseed = j0 * k0;
    j1 = (jseed / m2 + j0 * k1 + j1 * k0) % (m2 / 2);
    j0 = jseed % m2;
    R->m[ilooop] = j0 + m2 * j1;
}

R->i = 4;
R->j = 16;

}

double RandomVector(int N, Random R)
{
    int i;
    double *x = (double *) malloc(sizeof(double)*N);
    for (i=0; i<N; i++)
        x[i] = Random_nextDouble(R);
    return x;
}

double **RandomMatrix(int M, int N, Random R)
{
    int i;
    int j;

    double *x[M];
    for (i=0; i<M; i++)
        x[i] = (double *) malloc(sizeof(double)*N);
    for (i=0; i<M; i++)
        for (j=0; j<N; j++)
            x[i][j] = Random_nextDouble(R);
    return x;
}
/* allocate matrix */

double **A = (double **) malloc(sizeof(double*)*M);

if (A == NULL) return NULL;

for (i = 0; i < M; i++)
{
    A[i] = (double *) malloc(sizeof(double)*N);
    if (A[i] == NULL)
    {
        free(A);
        return NULL;
    }
    for (j = 0; j < N; j++)
        A[i][j] = Random_nextDouble(R);
}
return A;
Appendix C

L-API SPE Code

C.1 main.c

```c
#include 'kernel.h'
#include 'sor.h'
#include 'sparse.h'
#include 'lu.h'
#include 'array.h'
#include 'fft.h'

int main(unsigned long long r3, unsigned long long r4, unsigned long long r5) {
    StartSystem(r3, r4, r5);
    /******************************/
    /*Work in progress*/
    // Region(0);
    // FFT_transform_internal(-1);
    // RegionEnd;
    /******************************/
```
/* Working */
// Region (1)
// SOR_execute();
// RegionEnd

/* Working*/
Region (2)
SparseCompRow_mamatmult();
RegionEnd

/* Working*/
// Region (3);
// Array2D_double_copy();
// RegionEnd;

/* Not Working*/
// Region (4);
// LU_factor();
// RegionEnd;

/* Working*/
// Region (5);
// LU_copy_matrix();
// RegionEnd;

ShutdownRequest;
ShutdownReturn;
}

C.2 kernel.h

1 ifndef _KERNEL_H_

299
```c
#define _KERNEL_H_

#include <stdlib.h>
#include <stdio.h>
#include <math.h>
#include <string.h>
#include <stdint.h>
#include <sys/types.h>
#include "malloc.h"

#include <spu_mfcio.h>

#include <spu_intrinsics.h>
#include <massv.h>
#include <simdmath.h>
#include <libmisc.h>

#include "profile.h"

#include "../DPPU/common.hpp"

#define CACHE_NAME ___CACHE_DOUBLE
#define CACHED_TYPE double
#define CACHE_TYPE 1 /* r/w */
#define CACHELINE_LOG2SIZE 7 /* 128 bytes */
#define CACHE_LOG2NWAY 2 /* 4-way */
```
39 #define CACHE_LOG2NSETS 6 /* 32 lines */
40 #define CACHE_READ_X4
41 #include <cache-api.h>

44 #define CACHE_NAME ___CACHE_INT
45 #define CACHED_TYPE int
46 #define CACHE_TYPE 1 /* r/w */
47 #define CACHELINE_LOG2SIZE 7 /* 128 bytes */
48 #define CACHE_LOG2WAY 2 /* 4-way */
49 #define CACHE_LOG2NSETS 6 /* 32 lines */
50 #define CACHE_READ_X4
51 #include <cache-api.h>

53 #define CACHE_NAME ___CACHE_MONITOR
54 #define CACHED_TYPE int
55 #define CACHE_TYPE 1 /* r/w */
56 #define CACHELINE_LOG2SIZE 7 /* 128 bytes */
57 #define CACHE_LOG2WAY 2 /* 4-way */
58 #define CACHE_LOG2NSETS 6 /* 32 lines */
59 #define CACHE_READ_X4
60 #include <cache-api.h>

65 #define CACHE_RW_PTR(name, addr) (cache_rw(name, addr))
66 #define CACHE_LOAD(name, addr) (cache_rd(name, addr))
67 #define CACHE_STORE(name, addr, val) (cache_wr(name, addr, val))
68 #define CACHE_FLUSH(name) (cache_flush(name))

70 #define DATA_LOAD_PRIMARY(cache, idx) {CACHE_LOAD(cache, _io_InputAddress+(idx*sizeof(double)))}
```c
#define DATA_STORE_PRIMARY(cache, idx, data)  
    (CACHE_STORE(cache, __io__InputAddress+(idx*sizeof(double)), data))
#define DATA_LOAD_SECONDARY(cache, idx)  
    (CACHE_LOAD(cache, __io__OutputAddress+(idx*sizeof(double))))
#define DATA_STORE_SECONDARY(cache, idx, data)  
    (CACHE_STORE(cache, __io__OutputAddress+(idx*sizeof(double)), data))
#define DATA_PTR_PRIMARY(cache, idx)  
    (CACHE_RW_PTR(cache, __io__InputAddress+(idx*sizeof(double))))
#define DATA_PTR_SECONDARY(cache, idx)  
    (CACHE_RW_PTR(cache, __io__OutputAddress+(idx*sizeof(double))))
#define DATA_PTR_DA_PRIMARY(cache, idxA, idxB)  
    (CACHE_RW_PTR(cache, __io__InputAddress+sizeof(double)*(idxA*2 + idxB)))
#define DATA_PTR_DA_SECONDARY(cache, idxA, idxB)  
    (CACHE_RW_PTR(cache, __io__InputAddress+sizeof(double)*(idxA*2 + idxB)))

#define DATA_LOAD_SINGLE_AUX1(cache, idx, type)  
    (CACHE_LOAD(cache, __io__AuxAddress1+(idx*sizeof(type))))
#define DATA_LOAD_DOUBLE_AUX1(cache, idxA, idxB, type)  
    (CACHE_LOAD(cache, __io__AuxAddress1+sizeof(type)*(idxA*2 + idxB)))
#define DATA_LOAD_SINGLE_AUX2(cache, idx, type)  
    (CACHE_LOAD(cache, __io__AuxAddress2+(idx*sizeof(type))))
#define DATA_LOAD_DOUBLE_AUX2(cache, idxA, idxB, type)  
    (CACHE_LOAD(cache, __io__AuxAddress2+sizeof(type)*(idxA*2 + idxB)))
```

302
```c
92
93 #define DATA_LOAD_SINGLE_AUX3(cache, idx, type) (    
   CACHE_LOAD(cache, _io_AuxAddress3+(idx*sizeof(type))))
94 #define DATA_LOAD_DOUBLE_AUX3(cache, idxA, idxB, type)    
   (CACHE_LOAD(cache, _io_AuxAddress3+sizeof(type)*(_idxA+2 + idxB)))))
95
96
97
98
99 #define DATA_LOAD_SINGLE_AUX(cache, idx, addr, type) (     
   CACHE_LOAD(cache, addr+(idx*sizeof(type))))
100 #define DATA_LOAD_DOUBLE_AUX(cache, idxA, idxB, addr, type) 
   (CACHE_LOAD(cache, addr+sizeof(type)*(_idxA+2 + idxB))))
101
102 #define DATA_STORE_SINGLE_AUX(cache, idx, addr, type, data) 
   (CACHE_STORE(cache, addr+(idx*sizeof(type)), data))
103 #define DATA_STORE_DOUBLE_AUX(cache, idxA, idxB, addr, type, 
   data) (CACHE_STORE(cache, addr+sizeof(type)*(_idxA+2 + idxB)), data))
104
105 #define DATA_PTR_SINGLE_AUX(cache, idx, addr, type) (     
   CACHE_RW_PTR(cache, addr+(idx*sizeof(type))))
106 #define DATA_PTR_DOUBLE_AUX(cache, idxA, idxB, addr, type) 
   (CACHE_RW_PTR(cache, addr+sizeof(type)*(_idxA+2 + idxB))))
107
108
109
110
111 #define DATA_MONITOR_STORE(cache, data, idx) (            
   CACHE_STORE(cache, _io_MonitorArrayAddress+(idx*sizeof(int)), 
   data))
112 #define DATA_MONITOR_LOAD(cache, idx) (                     
   CACHE_LOAD(cache, _io_MonitorArrayAddress+(idx*sizeof(int))))
113
114 #define UPDATE_STORE_VALUE(tag, val) (                     
   )
```

303


```c
f_UpdateMonitorArray(tag, val))
#define UPDATE_PROCESSED_VALUE(val)
    (f_UpdateProcessedIPC(val))

/*Non-compiler optimised variables*/
volatile int _i_LoopIdentifier;
volatile int _i_RegionIdentifier;
volatile int _i_ActiveOuterLoopIdentifier;
volatile int _i_ActiveInnerLoopIdentifier;
unsigned _i_LoopStart;
unsigned _i_LoopEnd;
unsigned _i_ActiveLoopLevel;
unsigned _i_GlobalIOType;

int _i_ValueToUpdateInMonitorArray;

unsigned long exec_start, exec_end;

/*#define 's*/
#define StartSystem(r3, r4, r5) spu_write_decrementer(0);(_i_SPERegister = r3); (_i_ARGPRegister = r4); (_i_ENVPRegister = r5); (f_SystemInitialise())
#define ActiveRegion (_i_RegionIdentifier)
#define Region(x) (_i_RegionIdentifier = x); (f_GetRegionParameters(_i_RegionIdentifier));
#define RegionEnd (f_CompleteRegion());
#define OuterLoop(id, rs, re, itr) (_i_OuterStart = spu_read_decrementer()); (_i_ActiveLoopLevel=OUTER); (iter = &itr); (_i_ActiveOuterLoopIdentifier = id); (_i_LoopStart = (rs)); (_i_LoopEnd = (re)); (f_RegisterLoop((id), (rs), (re), OUTER))
#define OuterLoopEnd (_i_OuterEnd = spu_read_decrementer()); (f_LoopEnd(_i_ActiveOuterLoopIdentifier, OUTER)); (ReportMeasurement(PROGRAM_COMPLETE_EXECUTION, _i_OuterStart,)
```
#define InnerLoop(id, rs, re, itr) (_i_ActiveLoopLevel=INNER);
   (iter = &itr); (_i_ActiveInnerLoopIdentifier = id); (i
   _i_LoopStart = (rs)); (_i_LoopEnd = (re)); (f_RegisterLoop((
   id), (rs), (re), INNER))
#define InnerLoopEnd (f_LoopEnd(
   _i_ActiveInnerLoopIdentifier, INNER))

#define ShutdownRequest (f_Shutdown() )
#define ComCheck(x) (f_QuickCheck(x))
#define COMListen(x) (f_StopAndListen(x))
#define COMMailboxListen (f_MailboxListen())
#define ShutdownReturn return 0;
#define ReportMeasurement(name, start , end)
   f_SubmitMetricResult ((name) , (start) , (end))

/*Interrupt routine prototype*/
void sys_mailbox_interrupt_routine(void) __attribute__((section(".interrupt")));
volatile unsigned int _i_CheckValue ;
unsigned int *iter ;
/*SPU related variables*/
unsigned long long _i_SPERegister ;
unsigned long long _i_ARGPRegister ;
unsigned long long _i_ENVPRegister ;
/*SPE short identifier*/
unsigned int _i_SPEIdentifier ;
/*Vector for Load and Store function*/
int request_create = -1;
vector unsigned int vec_result_high , vec_result_low ;
vector unsigned int vec_low;
vector signed int vec_request;

/**<Restart*/
volatile short unsigned int _i_LoopRestart = FALSE;
 /**<Computation specific variables*/
unsigned int _i_SizeBeginPrimary;
unsigned int _i_SizeEndPrimary;
unsigned int _i_SizeBeginSecondary;
unsigned int _i_SizeEndSecondary;
unsigned int _i_Final = 0;

unsigned long long _io_InputAddress;
unsigned long long _io_OutputAddress;
unsigned long long _io_AuxAddress1;
unsigned long long _io_AuxAddress2;
unsigned long long _io_AuxAddress3;

unsigned long long *_p_io_AuxAddress1;
unsigned long long *_p_io_AuxAddress2;

unsigned long long _io_MonitorArrayAddress;

unsigned long long _i_OuterStart, _i_OuterEnd;
unsigned int size;
unsigned int size_prog;

unsigned int Lower_IPC;
unsigned int Upper_IPC;

ipc_info_t s_IPCRegister;
spe_info_init_t s_SPEInformation;
context_params_t s_RegionParameters;
context_params_t s_RegionComplete;
transmit_report_t s_Report;
measure_t s_Measure;

///////////////////////////////////CALLBACK CODE
/////////////////////////////////////////
int errno;
typedef unsigned int spe_offset_t;
void __send_to_ppe(unsigned int signalcode, unsigned int opcode, void *data);

/////////////////////////////////////////////////// CALLBACK CODE ^
///////////////////////////////////////////////////

*System startup and shutdown func's*
int f_SystemInitialise(void);
int f_Shutdown(void);

*System mailbox listening func's*/
int f_MailboxListen(void);
void f_MailboxInterruptRoutine(void);

*System monitoring and listening func's – mainly signals*/
unsigned f_StopAndListen(unsigned channel);
unsigned f_SignalStatus(unsigned int channel);
unsigned f_SignalMonitor(unsigned int channel);

*Report back to the SPE when a region has been completed*/
int f_CompleteRegion(void);

*Get regional parameters*/
void f_GetRegionParameters(unsigned int region);

*Framework functions*/
void f_GetLastLoopParameters(int id, unsigned level);
void f_DeregisterLoop(unsigned id, unsigned level);
int f_LoopBarrier(int loop, int level);
```c
242 */Callback func*/
243 void __send_to_ppe(unsigned int signalcode, unsigned int opcode,
             void *data);
244
245 //unsigned int idx_send;
246 unsigned int _i_SPUMailbox;
247
248 //Report measurement back to the PPE
249 int f_SubmitMetricResult(unsigned int name, unsigned long start,
             unsigned long end);
250
251 /////////////////////////////////////////////////////////////////////////////CALLBACK CODE
252 /////////////////////////////////////////////////////////////////////////////
253 void __send_to_ppe(unsigned int signalcode, unsigned int opcode,
             void *data) {
254     if(_i_LoopRestart==FALSE) {
255         // exec_start = spu_read_decrementer();
256         unsigned int combined = ((opcode <<24) | ((unsigned int)data
257             & 0x00FFFFFF));
258         vector unsigned int stopfunc = {
259             signalcode,
260             combined,
261             0x4020007F,
262             0x35000000
263         };
264
265         void (*f) (void) = (void *)&stopfunc;
266         asm("sync");
267         f();
268         errno = ((unsigned int *) data)[3];
269     // exec_end = spu_read_decrementer();
270     // ReportMeasurement(CALLBACK, exec_start, exec_end);
```
_i_LoopRestart=FALSE;

//////////////////////////////// ^ CALLBACK CODE ^
///////////////////////////////////////

int f_UpdateMonitorArray(int tag, unsigned index) {
  DATA_MONITOR_STORE(___CACHE_MONITOR, tag, index);
  CACHE_FLUSH(___CACHE_MONITOR);
  return 0;
}

void f_UpdateProcessedIPC(unsigned val) {
  /\check mailbox stat first \*/
  _i_SPUMailbox = spu_stat_out_mbox();
  if(_i_SPUMailbox==1) {
    /\we can put something in the mailbox*/
    spu_write_out_mbox(val);
  }
}

void f_LoopEnd(unsigned id, unsigned level) {
  f_GetLastLoopParameters(id, level);
  f_LoopBarrier(id, level);
  f_DeregisterLoop(id, level);
}

void f_GetLastLoopParameters(int id, unsigned level) {
  loop_t s_LoopInformation;
  s_LoopInformation.spe = _i_SPEIdentifier;
  s_LoopInformation.level = level;
  s_LoopInformation.type = COPY_BACK;
s_LoopInformation.id = (id - 1);

//Send struct to PPE
__send_to_ppe(0x2126, 0, &s_LoopInformation);

if (id > 0) {
    i_LoopStart = s_LoopInformation.pos_start;
    i_LoopEnd = s_LoopInformation.pos_end;
}

void f_DeregisterLoop(unsigned id, unsigned level) {
    loop_t s_LoopInformation;
    s_LoopInformation.spe = i_SPEIdentifier;
    s_LoopInformation.level = level;
    s_LoopInformation.type = DEREGISTER;
    s_LoopInformation.id = id;
    s_LoopInformation.outer_level = i_ActiveOuterLoopIdentifier;
    //Send struct to PPE
    __send_to_ppe(0x2126, 0, &s_LoopInformation);
    int _i_Temp = i_ActiveInnerLoopIdentifier - 1;
    if (_i_Temp < 0)
        i_ActiveInnerLoopIdentifier = 0;
    else
        i_ActiveInnerLoopIdentifier = _i_Temp;
}

void f_RegisterLoop(unsigned id, unsigned rs, unsigned re,
    unsigned level) {
    loop_t s_LoopInformation;
    s_LoopInformation.spe = i_SPEIdentifier;
    s_LoopInformation.level = level;
s_LoopInformation.type = REGISTER;
s_LoopInformation.id = id;
s_LoopInformation.pos_start = rs;
s_LoopInformation.pos_end = re;
s_LoopInformation.outer_level = _i_ActiveOuterLoopIdentifier;

_i_LoopStart = rs;
_i_LoopEnd = re;

//Send struct to PPE
__send_to_ppe(0x2126, 0, &s_LoopInformation);
}

*/
* When the SPE starts, the SPE must register its given r3 address with the PPE. The
* PPE will then assign a simple short number. This short number
* is static and will
* remain attached with the r3 address.
 */

int f_SystemInitialise(void) {
    _io_InputAddress = 0;
    _i_SPEIdentifier = _i_ARGPRegister;

    /*Get SPE short number*/
    s_SPEInformation.spe = _i_SPEIdentifier;
    s_SPEInformation.ea_addr[0] = _i_SPERegister;
    s_SPEInformation.ea_addr[1] = _i_ARGPRegister;
    s_SPEInformation.ea_addr[2] = _i_ENVPRegister;
    __send_to_ppe(0x2121, 0, &s_SPEInformation);

    /*Register IPC variable*/
    // s_IPCRegister.spe = _i_SPEIdentifier;
    // s_IPCRegister.ipc_addr = (unsigned long long)&iter;
    // __send_to_ppe(0x2116, 0, &s_IPCRegister);
unsigned f_StopAndListen(unsigned channel) {
    static unsigned _sui_SignalData;
    unsigned int _i_SignalType;
    if (channel==1) _i_SignalType = SIGNAL1_CL;
    if (channel==2) _i_SignalType = SIGNAL2_CL;
    exec_start = spu_read_decrementer();
    f_SignalMonitor(channel); //will return 0 when done
    _sui_SignalData = f_SignalStatus(channel);
    switch(_sui_SignalData) {
        case SPE_RESTART:
            iter = _i_LoopStart;
            _i_LoopRestart=TRUE;
            exec_end = spu_read_decrementer();
            ReportMeasurement(_i_SignalType, exec_start, exec_end);
            return LOOP_RESTART;
            break;

        case SPE_SHUTDOWN:
            f_Shutdown();
            exec_end = spu_read_decrementer();
            ReportMeasurement(_i_SignalType, exec_start, exec_end);
            return 0;
            break;

        case SPE_CONTINUE:
            exec_end = spu_read_decrementer();
            ReportMeasurement(_i_SignalType, exec_start, exec_end);
            return 0;
            break;
    }
    return 0;
}
case SPE_HALT:
  exec_end = spu_read_decrementer();
  ReportMeasurement(_i_SignalType, exec_start, exec_end);
  COMListen(channel);
  return 0;
  break;

case BUFFER1:
  exec_end = spu_read_decrementer();
  ReportMeasurement(_i_SignalType, exec_start, exec_end);
  return BUFFER1;
  break;

case BUFFER2:
  exec_end = spu_read_decrementer();
  ReportMeasurement(_i_SignalType, exec_start, exec_end);
  return BUFFER2;
  break;

default:
  exec_end = spu_read_decrementer();
  ReportMeasurement(_i_SignalType, exec_start, exec_end);
  return _sui_SignalData;
  break;
  }

int f_QuickCheck(unsigned channel) {
  int _sui_SignalData;
  unsigned int _i_SignalType;
  if (channel==1) _i_SignalType = SIGNAL1_QC:
if (channel==2) _i_SignalType = SIGNAL2_QC;
exec_start = spu_read_decrementer();
_sui_SignalData = f_SignalStatus(channel);

switch(_sui_SignalData) {
  case SPE_RESTART:
    *iter = _i_LoopStart;
    _i_LoopRestart=TRUE;
    exec_end = spu_read_decrementer();
    ReportMeasurement(_i_SignalType, exec_start ,exec_end);
    return LOOP_RESTART;
    break;

case SPE_SHUTDOWN:
    f_Shutdown();
    exec_end = spu_read_decrementer();
    ReportMeasurement(_i_SignalType, exec_start ,exec_end);
    return 0;
    break;

case SPE_CONTINUE:
    exec_end = spu_read_decrementer();
    ReportMeasurement(_i_SignalType, exec_start ,exec_end);
    return 0;
    break;

case SPE_HALT:
    COMListen(channel);
    exec_end = spu_read_decrementer();
    ReportMeasurement(_i_SignalType, exec_start ,exec_end);
    return 0;
    break;
default:
    exec_end = spu_read_decrementer();
    ReportMeasurement(_i_SignalType, exec_start, exec_end);
    return 0;
    break;
}

exec_end = spu_read_decrementer();
ReportMeasurement(_i_SignalType, exec_start, exec_end);
return FUNCTION_FAILED;

/* Return the status of signal register i.e. if there are any consumed slots*/
unsigned f_SignalStatus(unsigned int channel) {
    if(channel==1) { return spu_stat_signal1(); }
    if(channel==2) { return spu_stat_signal2(); }
    return FUNCTION_FAILED;
}

/*Wait on signal register numbered #*/
unsigned f_SignalMonitor(unsigned int channel) {
    if(channel==1) { do {} while(!spu_stat_signal1()); }
    if(channel==2) { do {} while(!spu_stat_signal2()); }
    return 0;
}

/*SPE must get permission to shutdown*/
int f_Shutdown(void) {
    s_Report.spe = _i_SPEIdentifier;
    __send_to_ppe(0x2114, 0, &s_Report);
    switch(s_Report.result) {
    case SPE_SHUTDOWN:
        return 0;
        break;
    }
default:
    COMListen(1);
    break;
}

return FUNCTION_FAILED;

/* Notify PPE that the SPE has completed region numbered */
int f_CompleteRegion(void) {
    spe_sig_obj_t s_SPESignal;

    if(_i_SPEIdentifier==0) {
        s_SPESignal.id = _i_RegionIdentifier;
        s_SPESignal.spe = _i_SPEIdentifier;
        __send_to_ppe(0x2127, 0, &s_SPESignal);
    }

    /* Synchronise with all region_end, listening on signal 2 */
    if(_i_SPEIdentifier!=0 && _i_SPEIdentifier!=5) {
        s_SPESignal.id = _i_RegionIdentifier;
        s_SPESignal.spe = _i_SPEIdentifier;
        __send_to_ppe(0x2127, 0, &s_SPESignal);
    }

    if(_i_SPEIdentifier==5) {
        s_SPESignal.id = _i_RegionIdentifier;
        s_SPESignal.spe = _i_SPEIdentifier;
        __send_to_ppe(0x2127, 0, &s_SPESignal);
    }

    s_RegionComplete.completed = REGION_COMPLETED;
    s_RegionComplete.region = _i_RegionIdentifier;
    s_RegionComplete.spe = _i_SPEIdentifier;

__send_to_ppe(0x2119, 0, &s_RegionComplete);

if(s_RegionComplete.assigned!=SPE_CONTINUE) {
  COMListen(2);
}

return 0;

/*We need to ask the PPE for region parameters numbered #*/
void f_GetRegionParameters(unsigned int region) {
  s_RegionParameters.region = region;
  s_RegionParameters.spe = __i_SPEIdentifier;

  __send_to_ppe(0x2118, 0, &s_RegionParameters);

  if(s_RegionParameters.assigned==SPE_STANDBY) {
    COMListen(1);
  }

  __i_GlobalIOType = s_RegionParameters.io_array_type;
  size = s_RegionParameters.size;

  __i_SizeBeginPrimary = s_RegionParameters.size_begin;
  __i_SizeEndPrimary = s_RegionParameters.size_end;

  __i_SizeBeginSecondary = s_RegionParameters.size_begin_2;
  __i_SizeEndSecondary = s_RegionParameters.size_end_2;

  Lower_IPC = s_RegionParameters.itr_begin;
  Upper_IPC = s_RegionParameters.itr_end;

  __io_InputAddress = s_RegionParameters.ea_in;
  __io_OutputAddress = s_RegionParameters.ea_out;

  __i_Final = s_RegionParameters.final;
_io_AuxAddress1 = s_RangeParameters.ea_aux;
_io_AuxAddress2 = s_RangeParameters.ea_aux2;
_io_AuxAddress3 = s_RangeParameters.ea_aux3;

_p_io_AuxAddress1 = (unsigned long long *) _io_AuxAddress1;
_p_io_AuxAddress2 = (unsigned long long *) _io_AuxAddress2;

_io_MonitorArrayAddress = (unsigned long long)
    s_RangeParameters.store_array;
}

int f_LoopBarrier(int loop, int level) {
    spe_sig_ob_t s_SPESignal;
    s_SPESignal.id = loop;
    s_SPESignal.loop_level = level;
    s_SPESignal.spe = __s_SPEIdentifier;
    __send_to_ppe(0x2127, 0, &s_SPESignal);
    if (s_SPESignal.id!=SPE_CONTINUE)
        COMListen(2);
    return 0;
}

int f_SubmitMetricResult(unsigned int name, unsigned long start,
    unsigned long end) {
    s_Measure.name = name;
    s_Measure.element = SPU_ELEMENT;
    s_Measure.spe = __s_SPEIdentifier;
    s_Measure.begin = start;
    s_Measure.end = end;
    // s_Measure.value = (end-start);
    __send_to_ppe(0x2125, 0, &s_Measure);
return 0;
}

int f_MailboxListen(void) {
exec_start = spu_read_decrementer();

spu_write_event_mask(MFC_IN_MBOX_AVAILABLE_EVENT);
spu_ienable();
while(!_i_CheckValue);
spu_idisable();
_i_CheckValue = 0;
exec_end = spu_read_decrementer();
ReportMeasurement(MAILBOX_INTERRUPT, exec_start , exec_end);
return 0;
}

void f_MailboxInterruptRoutine(void) {
spu_write_event_ack(MFC_IN_MBOX_AVAILABLE_EVENT);
_i_CheckValue++;
asm("iret");
}

//////////////////////////////// SCALAR COMPARISON
////////////////////////////////

double* Load_DPTR(unsigned idx) {
ComCheck(2);
exec_start = spu_read_decrementer();
if (idx >= _i_LoopStart && idx < _i_LoopEnd) {
UPDATE_PROCESSED_VALUE(*iter);
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start , exec_end);
return DATA_PTR_PRIMARY(__CACHE_DOUBLE, idx);
else {
    request_message_t request;
    request.outer_level = __i_ActiveOuterLoopIdentifier;
    request.request_type = LOAD;
    request.region_number = __i_RegionIdentifier;
    request.spe_sid = __i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idx;
    request.loop_level = __i_ActiveLoopLevel;
    request.io_array_type = __i_GlobalIOType;

    if(__i_ActiveLoopLevel==INNER)
        request.level = __i_ActiveInnerLoopIdentifier;
    if(__i_ActiveLoopLevel==OUTER)
        request.level = __i_ActiveOuterLoopIdentifier;

    __send_to_ppe(0x2115, 0, &request);
}

unsigned short int buffer;
buffer = COMListen(2);

double *data;

if(buffer==BUFFER1) {
    data = DATA_PTR_PRIMARY(__CACHE_DOUBLE, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
    data = DATA_PTR_SECONDARY(__CACHE_DOUBLE, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}
711     /* tell PPE that we are now done with this request */
712     __send_to_ppe(0x2123, 0, &request);
713     exec_end = spu_read_decrementer();
714     ReportMeasurement(LOAD_E, exec_start, exec_end);
715
716     return data;
717 }
718 }
719 }
720
721 double LoadD(double *src, unsigned idx) {
722     ComCheck(2);
723     exec_start = spu_read_decrementer();
724     if(idx >= __i_LoopStart && idx < __i_LoopEnd) {
725         UPDATE_PROCESSED_VALUE(*iter);
726         exec_end = spu_read_decrementer();
727         ReportMeasurement(LOAD_E, exec_start, exec_end);
728         return src[idx];
729     } else {
730         request_message_t request;
731         request.outer_level = __i_ActiveOuterLoopIdentifier;
732         request.request_type = LOAD;
733         request.region_number = __i_RegionIdentifier;
734         request.spe_sid = __i_SPEIdentifier;
735         request.owner_itr = *iter;
736         request.aux = -1;
737         request.index_a = idx;
738         request.loop_level = __i_ActiveLoopLevel;
739         request.io_array_type = __i_GlobalIOType;
740         if(__i_ActiveLoopLevel==INNER)
741             request.level = __i_ActiveInnerLoopIdentifier;
742     }
743     return data;
if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;
__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
buffer = COMListen(2);

double data;

if(buffer==BUFFER1) {
    data = *DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
    data = *DATA_PTR_SECONDARY(___CACHE_DOUBLE, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;
}

void StoreD(double *src, unsigned idx, double data) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
        UPDATE_PROCESSED_VALUE(*iter);
    }
UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);

src[idx]=data;

}

else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;

    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;

    __send_to_ppe(0x2115, 0, &request);

    unsigned int buffer;
    buffer = COMListen(2);

double *send;

if(buffer==BUFFER1) {
    send = DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx);
    send[idx] = data;
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}
if (buffer==BUFFER2) {
    send = DATA_PTR_SECONDARY(___CACHE_DOUBLE, idx);
    send[idx] = data;
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

/* tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(STORE_E, exec_start, exec_end);

double* Load_DPTR_DA(unsigned idxA, unsigned idxB) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)
        && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
        UPDATE_PROCESSED_VALUE(*iter);
        exec_end = spu_read_decrementer();
        ReportMeasurement(LOAD_E, exec_start, exec_end);
return DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA, idxB);

else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = LOAD;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *itr;
    request.aux = -1;
    request.index_a = idxA;
    request.index_b = idxB;
    request.io_array_type = _i_GlobalIOType;
    request.loop_level = _i_ActiveLoopLevel;
    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;
    __send_to_ppe(0x2115, 0, &request);

    unsigned int buffer;
    buffer = COMListen(2);

    double *data;
    if(buffer==BUFFER1) {
        data = DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA, idxB);
        UPDATE_PROCESSED_VALUE(*itr);
    }
    if(buffer==BUFFER2) {
        data = DATA_PTR_DA_SECONDARY(___CACHE_DOUBLE, idxA, idxB);
        UPDATE_PROCESSED_VALUE(*itr);
    }
895 }  
896 /*tell PPE that we are now done with this request*/  
897 __send_to_ppe(0x2123, 0, &request);  
898  
899 exec_end = spu_read_decrementer();  
900 ReportMeasurement(LOAD_E, exec_start, exec_end);  
901 return data;  
902 }  
903 }  
904 }  
905 }  
906 }  
907 double Load_DDA(double **src, unsigned idxA, unsigned idxB) {  
908 ComCheck(2);  
909  
910 exec_start = spu_read_decrementer();  
911 if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)  
912 && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {  
913 UPDATE_PROCESSED_VALUE(*iter);  
914  
915 exec_end = spu_read_decrementer();  
916 ReportMeasurement(LOAD_E, exec_start, exec_end);  
917 return src[idxA][idxB];  
918 }  
919 else {  
920 request_message_t request;  
921 request.outer_level = _i_ActiveOuterLoopIdentifier;  
922 request.request_type = LOAD;  
923 request.region_number = _i_RegionIdentifier;  
924 request.spe_sid = _i_SPEIdentifier;  
925 request.owner_itr = *iter;  
926 request.aux = -1;  
927 request.index_a = idxA;  
928 request.index_b = idxB;  
929 request.loop_level = _i_ActiveLoopLevel;  
930 request.io_array_type = _i_GlobalIOType;  
931 }
if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;

if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;

__send_to_ppe(0x2115, 0, &request);

int buffer;

buffer = COMListen(2);

double* data;

if(buffer==BUFFER1) {
    data = DATA_PTR_DA_PRIMARY(__CACHE_DOUBLE, idxA, idxB);
    UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
    data = DATA_PTR_DA_SECONDARY(__CACHE_DOUBLE, idxA, idxB);
    UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exect_end = spu_read_decrementer();

ReportMeasurement(LOAD_E, exec_start, exec_end);
return *data;
}

void Store_DDA(double **src, unsigned idxA, unsigned idxB, double data) {
    ComCheck(2);
exec_start = spu_read_decrementer();

if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)
  && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
    UPDATE_PROCESSED_VALUE(iter);
    UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);
    src[idxA][idxB]= data;
} else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idxA;
    request.index_b = idxB;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;
    if(_i_ActiveLoopLevel==INNER)
      request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
      request.level = _i_ActiveOuterLoopIdentifier;
    __send_to_ppe(0x2115, 0, &request);
}

unsigned int buffer;
buffer = COMListen(2);

double** bsource;

if(buffer==BUFFER1) {
DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB, _io_AuxAddress1, double, data);

// bsource = (double**)DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA, idxB);

// bsource[idxA][idxB] = data;
UPDATE_PROCESSED_VALUE(*iter);
UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);

if (buffer == BUFFER2) {

DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB, _io_AuxAddress1, double, data);

// bsource = (double**)DATA_PTR_DA_SECONDARY(___CACHE_DOUBLE, idxA, idxB);

// bsource[idxA][idxB] = data;
UPDATE_PROCESSED_VALUE(*iter);
UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);

__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(STORE_E, exec_start, exec_end);

/////////////////////////////////// ^ SCALAR COMPARISON ^

///////////////////////////////////

int* Load_IPTR(unsigned idx) {

ComCheck(2);

329
exec_start = spu_read_decrementer();
if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
    UPDATE_PROCESSED_VALUE(*iter);
    exec_end = spu_read_decrementer();
    ReportMeasurement(LOAD_E, exec_start, exec_end);
    return DATA_PTR_PRIMARY(__CACHE_INT, idx);
} else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = LOAD;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.io_array_type = _i_GlobalIOType;
    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;
    __send_to_ppe(0x2115, 0, &request);
    COMListen(2);
    unsigned short int buffer = spu_read_signal2();
    static int *data;
    if(buffer==BUFFER1) {
        data = DATA_PTR_PRIMARY(__CACHE_INT, idx);
        UPDATE_PROCESSED_VALUE(*iter);
if (buffer == BUFFER2) {
    data = DATA_PTR_SECONDARY(__CACHE_INT, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;
}

int LoadI(int *src, unsigned idx) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
        UPDATE_PROCESSED_VALUE(*iter);
        exec_end = spu_read_decrementer();
        ReportMeasurement(LOAD_E, exec_start, exec_end);
        return src[idx];
    } else {
        request_message_t request;
        request.outer_level = _i_ActiveOuterLoopIdentifier;
        request.request_type = LOAD;
        request.region_number = _i.RegionIdentifier;
        request.spe_sid = _i_SPEIdentifier;
        request.owner_itr = *iter;
        request.aux = -1;
        request.index_a = idx;
        request.loop_level = _i_ActiveLoopLevel;
request.io_array_type = _i_GlobalIOType;

if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;

if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;

__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
buffer = COMListen(2);

double data;

if(buffer==BUFFER1) {
    data = DATA_LOAD_PRIMARY(___CACHE_INT, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
    data = DATA_LOAD_SECONDARY(___CACHE_INT, idx);
    UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;

void StoreI(int *src, unsigned idx, int data) {
ComCheck(2);
exec_start = spu_read_decrementer();
if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);
    src[idx] = data;
}
else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;
    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;
    __send_to_ppe(0x2115, 0, &request);
    unsigned int buffer;
    buffer = COMListen(2);
    int* bsource;
    if(buffer==BUFFER1) {
        bsource = DATA_PTR_PRIMARY(__CACHE_INT, idx);
        bsource[idx] = data;
        UPDATE_PROCESSED_VALUE(*iter);
    }
UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);

if (buffer == BUFFER2) {
    bsource = DATA_PTR_SECONDARY(___CACHE_INT, idx);
    bsource[idx] = data;
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(STORE_E, exec_start, exec_end);

int* Load_IPTR_DA(unsigned idxA, unsigned idxB) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary) && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
        UPDATE_PROCESSED_VALUE(*iter);
        exec_end = spu_read_decrementer();
        ReportMeasurement(LOAD_E, exec_start, exec_end);
        return DATA_PTR_DA_PRIMARY(___CACHE_INT, idxA, idxB);
    } else {
        request_message_t request;
        request.outer_level = _i_ActiveOuterLoopIdentifier;
        }
request.request_type = LOAD;
request.region_number = _i_RegionIdentifier;
request.spe_sid = _i_SPEIdentifier;
request.owner_itr = *iter;
request.aux = -1;
request.index_a = idxA;
request.index_b = idxB;
request.io_array_type = _i_GlobalIOType;
request.loop_level = _i_ActiveLoopLevel;

if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;

if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;

__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
buffer = COMListen(2);

int *data;
if(buffer==BUFFER1) {
data = DATA_PTR_DA_PRIMARY(__CACHE_INT, idxA, idxB);
UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
data = DATA_PTR_DA_SECONDARY(__CACHE_INT, idxA, idxB);
UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);

return data;
}

int Load_IDA(int **src, unsigned idxA, unsigned idxB) {
  ComCheck(2);
  exec_start = spu_read_decrementer();
  if ((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)
      && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
    UPDATE_PROCESSED_VALUE(*iter);
    exec_end = spu_read_decrementer();
    ReportMeasurement(LOAD_E, exec_start, exec_end);
    return src[idxA][idxB];
  } else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = LOAD;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = -1;
    request.index_a = idxA;
    request.index_b = idxB;
    request.loop_level = _i_ActiveLoopLevel;
    request.io_array_type = _i_GlobalIOType;
    if (_i_ActiveLoopLevel==INNER)
      request.level = _i_ActiveInnerLoopIdentifier;
    else if (_i_ActiveLoopLevel==OUTER)
      request.level = _i_ActiveOuterLoopIdentifier;
  }
__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
buffer = COMListen(2);

int* data;

if(buffer==BUFFER1) {
data = DATA_PTR_DA_PRIMARY(__CACHE_INT, idxA, idxB);
UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
data = DATA_PTR_DA_SECONDARY(__CACHE_INT, idxA, idxB);
UPDATE_PROCESSED_VALUE(*iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return *data;

void Store_IDA(int **src, unsigned idxA, unsigned idxB, int data)
{
ComCheck(2);
exec_start = spu_read_decrementer();
if((idxA >= __i_SizeBeginPrimary && idxA < __i_SizeEndPrimary)
   && (idxB >= __i_LoopStart && idxB < __i_LoopEnd)) {
UPDATE_PROCESSED_VALUE(*iter);
UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);
}
else {
  request_message_t request;
  request.outer_level = _i_ActiveOuterLoopIdentifier;
  request.request_type = STORE;
  request.region_number = _i_RegionIdentifier;
  request.spe_sid = _i_SPEIdentifier;
  request.owner_itr = *iter;
  request.aux = -1;
  request.index_a = idxA;
  request.index_b = idxB;
  request.loop_level = _i_ActiveLoopLevel;
  request.data = data;
  request.io_array_type = _i_GlobalIOType;

  if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;
  if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;

  __send_to_ppe(0x2115, 0, &request);

  unsigned int buffer;
  buffer = COMListen(2);

  int** bsource;

  if(buffer==BUFFER1) {
    bsource = (int**)DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA, idxB);
    bsource[idxA][idxB] = data;
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
  }
}
if (buffer == BUFFER2) {
    bsource = (int **)DATA_PTR_DA_SECONDARY(__CACHE_DOUBLE, idxA, idxB);
    bsource[idxA][idxB] = data;
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);
}

exec_end = spu_read_decrementer();
ReportMeasurement(STORE_E, exec_start, exec_end);

//AUX

double* Load_AUX_PTR(int aux, unsigned idx) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if (idx >= __i_SizeBeginPrimary && idx < __i_SizeEndPrimary) {
        UPDATE_PROCESSED_VALUE(*iter);
    }
if (aux==1) {
    exec_end = spu_read_decrementer();
    ReportMeasurement(LOAD_E, exec_start, exec_end);
    return DATA_PTR_SINGLE_AUX(___CACHE_DOUBLE, idx, _io_AuxAddress1, double);
}

if (aux==2) {
    exec_end = spu_read_decrementer();
    ReportMeasurement(LOAD_E, exec_start, exec_end);
    return (double *)DATA_PTR_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress2, int);
}

if (aux==3) {
    exec_end = spu_read_decrementer();
    ReportMeasurement(LOAD_E, exec_start, exec_end);
    return (double *)DATA_PTR_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress3, int);
}

else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = LOAD_AUX;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = aux;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.io_array_type = _i_GlobalIOType;
    if (_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
1431 \textbf{if}(_i\_ActiveLoopLevel==OUTER)
1432 \text{ } \text{ } \text{ } \text{ } request\_level = _i\_ActiveOuterLoopIdentifier;
1433 \text{ } \text{ } \text{ } \text{ } __send\_to\_ppe(0x2115, 0, &request);
1435 \textbf{unsigned int} \text{ } \text{ } \text{ } \text{ } buffer;
1436 \text{ } \text{ } \text{ } \text{ } buffer = COMListen(2);
1438 \textbf{double} *data;
1441 \text{ } \textbf{if} (buffer==BUFFER1) {
1442 \text{ } \text{ } \textbf{if} (aux==1)
1443 \text{ } \text{ } \text{ } \text{ } data = DATA\_PTR\_SINGLE\_AUX(___CACHE\_DOUBLE, idx, 
1444 \text{ } \text{ } \text{ } \text{ } _io\_AuxAddress1, \textbf{double});
1445 \text{ } \text{ } \text{ } \textbf{if} (aux==2) {
1446 \text{ } \text{ } \text{ } \text{ } data = (\textbf{double} \*)DATA\_PTR\_SINGLE\_AUX(___CACHE\_INT, idx, 
1447 \text{ } \text{ } \text{ } \text{ } _io\_AuxAddress2, \textbf{int});
1448 \text{ } \text{ } \textbf{if} (aux==3)
1450 \text{ } \text{ } \text{ } \text{ } data = (\textbf{double} \*)DATA\_PTR\_SINGLE\_AUX(___CACHE\_INT, idx, 
1451 \text{ } \text{ } \text{ } \text{ } _io\_AuxAddress3, \textbf{int});
1452 \text{ } \text{ } \textbf{UPDATE\_PROCESSED\_VALUE}(*iter);}
1453 \text{ } \text{ } \text{ } \text{ } }
1454 \textbf{if} (buffer==BUFFER2) {
1456 \text{ } \text{ } \textbf{if} (aux==1)
1457 \text{ } \text{ } \text{ } \text{ } data = DATA\_PTR\_SINGLE\_AUX(___CACHE\_DOUBLE, idx, 
1458 \text{ } \text{ } \text{ } \text{ } _io\_AuxAddress1, \textbf{double});
1459 \text{ } \text{ } \textbf{if} (aux==2)
1460 \text{ } \text{ } \text{ } \text{ } data = (\textbf{double} \*)DATA\_PTR\_SINGLE\_AUX(___CACHE\_INT, idx, 
1461 \text{ } \text{ } \text{ } \text{ } _io\_AuxAddress2, \textbf{int});
1462 \text{ } \text{ } \textbf{if} (aux==3)  
341
data = (double *)DATA_PTR_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress3, int);

UPDATE_PROCESSED_VALUE(*iter);

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;

double Load_AUX(int aux, unsigned idx) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if (idx >= _i_LoopStart && idx < _i_LoopEnd) {
        UPDATE_PROCESSED_VALUE(*iter);
        if (aux == 1) {
            exec_end = spu_read_decrementer();
            ReportMeasurement(LOAD_E, exec_start, exec_end);
            return DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx, _io_AuxAddress1, double);
        }
        if (aux == 2) {
            exec_end = spu_read_decrementer();
            ReportMeasurement(LOAD_E, exec_start, exec_end);
            return (double)DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress2, int);
        }
        if (aux == 3) {
            // Additional code here...
        }
    }
    return ...
}
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return (double)DATA_LOAD_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress3, int);

else {
  request_message_t request;
  request.outer_level = _i_ActiveOuterLoopIdentifier;
  request.request_type = LOAD_AUX;
  request.region_number = _i_RegionIdentifier;
  request.spe_sid = _i_SPEIdentifier;
  request.owner_itr = *iter;
  request.aux = aux;
  request.index_a = idx;
  request.loop_level = _i_ActiveLoopLevel;
  request.io_array_type = _i_GlobalIOType;
  if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;
  if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;
  __send_to_ppe(0x2115, 0, &request);

  unsigned int buffer;
  buffer = COMListen(2);
  double data;
  if(buffer==BUFFER1) {
    if(aux==1)
      data = DATA_LOAD_SINGLE_AUX(__CACHE_DOUBLE, idx, _io_AuxAddress1, double);
if (aux == 2)
    data = (double) DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress2, int);

if (aux == 3)
    data = (double) DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress3, int);

UPDATE_PROCESSED_VALUE(*iter);
}

if (buffer == BUFFER1) {
    if (aux == 1)
        data = DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx, _io_AuxAddress1, double);
    
    if (aux == 2)
        data = (double) DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress2, int);

    if (aux == 3)
        data = (double) DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx, _io_AuxAddress3, int);

    UPDATE_PROCESSED_VALUE(*iter);
}

/*** tell PPE that we are now done with this request */
__send_to_ppe(0x2123, 0, &request);

eexec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;
}
}

void Store_AUX(int aux, unsigned idx, double data) {
ComCheck(2);

exec_start = spu_read_decrementer();

if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
    UPDATE_PROCESSSED_VALUE(*iter);
    UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);
    if(aux==1)
        DATA_STORE_SINGLE_AUX(__CACHE_DOUBLE, idx, _io_AuxAddress1, double, data);
    if(aux==2)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress2, int, (int)data);
    if(aux==3)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress3, int, (int)data);
} else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE_AUX;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = aux;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;
    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;
__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;

buffer = COMListen(2);

if(buffer==BUFFER1) {
    if(aux==1)
        DATA_STORE_SINGLE_AUX(__CACHE_DOUBLE, idx, _io_AuxAddress1, double, data);
    if(aux==2)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress2, int, (int)data);
    if(aux==3)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress3, int, (int)data);
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

if(buffer==BUFFER2) {
    if(aux==1)
        DATA_STORE_SINGLE_AUX(__CACHE_DOUBLE, idx, _io_AuxAddress1, double, data);
    if(aux==2)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress2, int, (int)data);
    if(aux==3)
        DATA_STORE_SINGLE_AUX(__CACHE_INT, idx, _io_AuxAddress3, int, (int)data);
}
1629     UPDATE_PROCESSED_VALUE(*iter);
1630     UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
1631 }
1632
1633 /*tell PPE that we are now done with this request*/
1634     __send_to_ppe(0x2123, 0, &request);
1635 }
1636
1637 exec_end = spu_read_decrementer();
1638 ReportMeasurement(STORE_E, exec_start, exec_end);
1639 }
1640
1641 // AUX (2-D ARRAY)
1642 /******************************************************************/
1643 double* Load_AUX_PTR2(int aux, unsigned idxA, unsigned idxB) {
1644     ComCheck(2);
1645     return DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB,
1646                      __io_AuxAddress1, double);
1647 }
1648
1649 if((idxA >= __i_SizeBeginPrimary && idxA < __i_SizeEndPrimary) 
1650     && (idxB >= __i_SizeBeginPrimary && idxB < __i_SizeEndPrimary)
}} { 
  UPDATE_PROCESSED_VALUE(*iter);

if(aux==1) {
  exec_end = spu_read_decrementer();
  ReportMeasurement(LOAD_E, exec_start, exec_end);
  return DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress1, double);
}

if(aux==2) {
  exec_end = spu_read_decrementer();
  ReportMeasurement(LOAD_E, exec_start, exec_end);
  return DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress2, double);
}

if(aux==3) {
  exec_end = spu_read_decrementer();
  ReportMeasurement(LOAD_E, exec_start, exec_end);
  return (double *)DATA_PTR_DOUBLE_AUX(__CACHE_INT, idxA, idxB, _io_AuxAddress3, int);
}

else {
  request_message_t request;
  request.outer_level = _i_ActiveOuterLoopIdentifier;
  request.request_type = LOAD_AUX;
  request.region_number = _i_RegionIdentifier;
  request.spe_sid = _i_SPEIdentifier;
  request.owner_itr = *iter;
  request.aux = aux;
  request.index_a = idxA;
  request.index_b = idxB;
  request.loop_level = _i_ActiveLoopLevel;
}
request.io_array_type = _i_GlobalIOType;

if(_i_ActiveLoopLevel==INNER)
  request.level = _i_ActiveInnerLoopIdentifier;
if(_i_ActiveLoopLevel==OUTER)
  request.level = _i_ActiveOuterLoopIdentifier;
__send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
buffer = COMListen(2);
double *data;

if(buffer==BUFFER1) {
  if(aux==1)
    data = DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB,
          _io_AuxAddress1, double);
  if(aux==2)
    return DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB,
          _io_AuxAddress2, double);
  if(aux==3)
    data = (double *)DATA_PTR_DOUBLE_AUX(__CACHE_INT, idxA,
          idxB, _io_AuxAddress3, int);
  
  UPDATE_PROCESSED_VALUE(*iter);
}

if(buffer==BUFFER2) {
  if(aux==1)
    data = DATA_PTR_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB,
          _io_AuxAddress1, double);
  if(aux==2)
data = DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB,
    _io_AuxAddress2, double);

if(aux==3)
data = (double*)DATA_PTR_DOUBLE_AUX(___CACHE_INT, idxA,
    idxB, _io_AuxAddress3, int);

UPDATE_PROCESSED_VALUE(*iter);
}

//tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;
}

double Load_AUX2(int aux, unsigned idxA, unsigned idxB) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)
        && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
        UPDATE_PROCESSED_VALUE(*iter);
    }
    if(aux==1) {
        exec_end = spu_read_decrementer();
        ReportMeasurement(LOAD_E, exec_start, exec_end);
        return DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB,
            _io_AuxAddress1, double);
    }
    if(aux==2) {
        exec_end = spu_read_decrementer();
        ReportMeasurement(LOAD_E, exec_start, exec_end);
    }

    return data;
}
return DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB, _io_AuxAddress2, double);
}
// if(aux==2)
// return (double)DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA, idxB, _io_AuxAddress2, int);

if(aux==3) {
  exec_end = spu_read_decrementer();
  ReportMeasurement(LOAD_E, exec_start, exec_end);
  return (double)DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA, idxB, _io_AuxAddress3, int);
}
else {
  request_message_t request;
  request.outer_level = _i_ActiveOuterLoopIdentifier;
  request.request_type = LOAD_AUX;
  request.region_number = _i_RegionIdentifier;
  request.spe_sid = _i_SPEIdentifier;
  request.owner_itr = *iter;
  request.aux = aux;
  request.index_a = idxA;
  request.index_b = idxB;
  request.loop_level = _i_ActiveLoopLevel;
  request.io_array_type = _i_GlobalIOType;
  if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;
  if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;
  __send_to_ppe(0x2115, 0, &request);
  unsigned int buffer;
  buffer = COMListen(2);
double data;

if (buffer==BUFFER1) {
  if (aux==1)
    data = DATA_LOAD_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress1, double);
  if (aux==2)
    data = DATA_LOAD_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress2, double);
  if (aux==3)
    data = (double)DATA_LOAD_DOUBLE_AUX(__CACHE_INT, idxA, idxB, _io_AuxAddress3, int);

  UPDATE_PROCESSED_VALUE(*iter);
}

if (buffer==BUFFER1) {
  if (aux==1)
    data = DATA_LOAD_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress1, double);
  if (aux==2)
    data = DATA_LOAD_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _io_AuxAddress2, double);
  if (aux==3)
    data = (double)DATA_LOAD_DOUBLE_AUX(__CACHE_INT, idxA, idxB, _io_AuxAddress3, int);

  UPDATE_PROCESSED_VALUE(*iter);
}
data = (double)DATA_LOAD_DOUBLE_AUX(__CACHE_INT, idxA, idxB, _io_AuxAddress3, int);
UPDATE_PROCESSED_VALUE(*iter);

//tell PPE that we are now done with this request/
__send_to_ppe(0x2123, 0, &request);
exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);
return data;
}

void Store_AUX2(int aux, unsigned idxA, unsigned idxB, double data) {
ComCheck(2);
exec_start = spu_read_decrementer();
if((idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary)
    && (idxB >= _i_LoopStart && idxB < _i_LoopEnd)) {
    UPDATE_PROCESSED_VALUE(*iter);
    UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);
    if(aux==1)
        DATA_STORE_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _p_io_AuxAddress1, double, data);
    if(aux==2)
        DATA_STORE_DOUBLE_AUX(__CACHE_DOUBLE, idxA, idxB, _p_io_AuxAddress2, double, data);
    if(aux==2)
        DATA_STORE_DOUBLE_AUX(__CACHE_INT, idxA, idxB, _io_AuxAddress2, int, (int)data);
}
if (aux==3)
    DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA, idxB, _io_AuxAddress2, int, (int)data);
else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE_AUX;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = aux;
    request.index_a = idxA;
    request.index_b = idxB;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;

    if (_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    else
        request.level = _i_ActiveOuterLoopIdentifier;

    __send_to_ppe(0x2115, 0, &request);

    unsigned int buffer;
    buffer = COMListen(2);

    if (buffer==BUFFER1) {
        if (aux==1)
            DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB, _p_io_AuxAddress1, double, data);
        else if (aux==2)
            DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA, idxB,
if (aux == 2) // DATA_STORE_DOUBLE_AUX(____CACHE_INT, idxA, idxB, _io_AuxAddress2, int, (int)data);

if (aux == 3) DATA_STORE_DOUBLE_AUX(____CACHE_INT, idxA, idxB, _io_AuxAddress3, int, (int)data);

UPDATE_PROCESSED_VALUE(*iter);
UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

if (buffer == BUFFER2) {
  if (aux == 1) DATA_STORE_DOUBLE_AUX(____CACHE_DOUBLE, idxA, idxB, _p_io_AuxAddress2, double, data);

  if (aux == 2) DATA_STORE_DOUBLE_AUX(____CACHE_DOUBLE, idxA, idxB, _p_io_AuxAddress2, double, data);

  // if (aux == 2) // DATA_STORE_DOUBLE_AUX(____CACHE_INT, idxA, idxB, _io_AuxAddress2, int, (int)data);

  if (aux == 3) DATA_STORE_DOUBLE_AUX(____CACHE_INT, idxA, idxB, _io_AuxAddress3, int, (int)data);

  UPDATE_PROCESSED_VALUE(*iter);
  UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
}

/*tell PPE that we are now done with this request*/
__send_to_ppe(0x2123, 0, &request);
exec_end = spu_read_decrementer();
ReportMeasurement(STORE_E, exec_start, exec_end);

//AUX(n) with specifier /////////////////////////////////////////////////////

double Load_SA_AUX(int aux, double* arr, unsigned idx) {
    ComCheck(2);
    exec_start = spu_read_decrementer();
    if(idx >= _i_LoopStart && idx < _i_LoopEnd) {
        UPDATE_PROCESSED_VALUE(*iter);
    }

    return aux * arr[idx];
}
exec_end = spu_read_decrementer();

ReportMeasurement(Load_E, exec_start, exec_end);

return arr[idx];

else {
  request_message_t request;
  request.outer_level = _i_ActiveOuterLoopIdentifier;
  request.request_type = LOAD_AUX;
  request.region_number = _i_RegionIdentifier;
  request.spe_sid = _i_SPEIdentifier;
  request.owner_itr = *iter;
  request.aux = aux;
  request.index_a = idx;
  request.loop_level = _i_ActiveLoopLevel;
  request.io_array_type = _i_GlobalIOType;

  if(_i_ActiveLoopLevel==INNER)
    request.level = _i_ActiveInnerLoopIdentifier;
  
  if(_i_ActiveLoopLevel==OUTER)
    request.level = _i_ActiveOuterLoopIdentifier;

  __send_to_ppe(0x2115, 0, &request);
}

unsigned int buffer;
buffer = COMListen(2);

double data;

if(buffer==BUFFER1) {
  data = arr[idx];

  // if(aux==1)
  //   data = DATA_LOAD_SINGLE_AUX(__CACHE_DOUBLE, idx,
  //     _io_AuxAddress1, double);

  // if(aux==2)
  //   data = (double)DATA_LOAD_SINGLE_AUX(__CACHE_INT, idx,

  //
if (aux==3)
data = (double)DATA_LOAD_SINGLE_AUX(__CACHE_INT, idx,
_io_AuxAddress3, int);

UPDATE_PROCESSED_VALUE(*iter);
}

if (buffer==BUFFER1) {
if (aux==1)
data = DATA_LOAD_SINGLE_AUX(__CACHE_DOUBLE, idx,
_io_AuxAddress1, double);
}

if (aux==2)
data = (double)DATA_LOAD_SINGLE_AUX(__CACHE_INT, idx,
_io_AuxAddress2, int);

if (aux==3)
data = (double)DATA_LOAD_SINGLE_AUX(__CACHE_INT, idx,
_io_AuxAddress3, int);
}

//tell PPE that we are now done with this request/
__send_to_ppe(0x2123, 0, &request);

exec_end = spu_read_decrementer();
ReportMeasurement(LOAD_E, exec_start, exec_end);

return data;
}

void Store_SA_AUX(int aux, double* arr, unsigned idx, double data) {
ComCheck(2);
exec_start = spu_read_decrementer();
if (idx >= _i_LoopStart && idx < _i_LoopEnd) {
UPDATE_PROCESSED_VALUE(*iter);
}
UPDATE_STORE_VALUE(INTERNAL_STORE, *iter);

arr[idx]=data;

else {
    request_message_t request;
    request.outer_level = _i_ActiveOuterLoopIdentifier;
    request.request_type = STORE_AUX;
    request.region_number = _i_RegionIdentifier;
    request.spe_sid = _i_SPEIdentifier;
    request.owner_itr = *iter;
    request.aux = aux;
    request.index_a = idx;
    request.loop_level = _i_ActiveLoopLevel;
    request.data = data;
    request.io_array_type = _i_GlobalIOType;
    if(_i_ActiveLoopLevel==INNER)
        request.level = _i_ActiveInnerLoopIdentifier;
    if(_i_ActiveLoopLevel==OUTER)
        request.level = _i_ActiveOuterLoopIdentifier;
    __send_to_ppe(0x2115, 0, &request);

unsigned int buffer;
    buffer = COMListen(2);

if(buffer==BUFFER1) {
    arr[idx]=data;
    if(aux==1)
        DATA_STORE_SINGLE_AUX(CACHE_DOUBLE, idx, 
            _io_AuxAddress1, double, data);
    if(aux==2)
        DATA_STORE_SINGLE_AUX(CACHE_INT, idx, 
            _io_AuxAddress2, int, data);
IO_AuxAddress2, int, (int)data;
2062 //
2063 // if(aux==3)
2064 // DATA_STORE_SINGLE_AUX(__CACHE_INT, idx,
2065 _io_AuxAddress3, int, (int)data);
2066 
2067 UPDATE_PROCESSED_VALUE(*iter);
2068 UPDATE_STORE_VALUE(EXTERNAL_STORE, *iter);
2069 }
2070 // if(buffer==BUFFER2) {
2071 // if(aux==1)
2072 // DATA_STORE_SINGLE_AUX(__CACHE_DOUBLE, idx,
2073 _io_AuxAddress1, double, data);
2074 //
2075 // if(aux==2)
2076 // DATA_STORE_SINGLE_AUX(__CACHE_INT, idx,
2077 _io_AuxAddress2, int, (int)data);
2078 //
2079 // if(aux==3)
2080 // DATA_STORE_SINGLE_AUX(__CACHE_INT, idx,
2081 _io_AuxAddress3, int, (int)data);
2082 }/*tell PPE that we are now done with this request*/
2083 __send_to_ppe(0x2123, 0, &request);
2084 exec_end = spu_read_decrementer();
2085 ReportMeasurement(STORE_E, exec_start, exec_end);
2086 }#endif
C.3 array.h

#include 'kernel.h'

void Array2D_double_copy () {
    unsigned int remainder = _i_SizeEndSecondary & 3;   /* N mod 4 */
    unsigned int i=0;
    unsigned int j=0;
    double *Bi;
    double *Ai;
    OuterLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, i);
    for (i=_i_SizeBeginPrimary; i<_i_SizeEndPrimary; i++) {
        Bi = Load_AUX_PTR(0, i);  // double **B
        Ai = Load_AUX_PTR(1, i);  // double **A
        // InnerLoop(0, _i_SizeBeginPrimary, remainder, j);
        // for (j=_i_SizeBeginPrimary; j<remainder; j++) {
        //     Store_SA_AUX(0, Bi, j, Load_SA_AUX(1, Ai, j));
        // }
        // InnerLoopEnd;
        InnerLoop(1, remainder, _i_SizeEndSecondary, j);
        for (j=remainder; j<_i_SizeEndSecondary; j++) {
            Store_SA_AUX(1, Ai, j, Load_SA_AUX(0, Bi, j));
            Store_SA_AUX(1, Ai, j+1, Load_SA_AUX(0, Bi, j+1));
            Store_SA_AUX(1, Ai, j+2, Load_SA_AUX(0, Bi, j+2));
            Store_SA_AUX(1, Ai, j+3, Load_SA_AUX(0, Bi, j+3));
        }
        InnerLoopEnd;
    }
}
C.4 fft.h

1 #include 'kernel.h'
2 #include <simdmath.h>
3 #define PI 3.1415926535897932
4
5 // static int int_log2(int n);
6
7 // double FFT_num_flops(int N)
8 {//
9  // double Nd = (double) N;
10  // double logN = (double) int_log2(N);
11  // return (5.0*Nd-2)*logN + 2*(Nd+1);
12 //}
13 // static int int_log2 (int n)
14 {//
15  // int k = 1;
16  // int log = 0;
17  // for(/*k=1*/; k < n; k *= 2, log++);
18  // if (n != (1 << log))
19  {   
20    printf("FFT: Data length is not a power of 2!: %d ",n);
21    exit(1);
22  }
// return log;
 //}

static void FFT_transform_internal(int direction) {
    /* bit reverse the input data for decimation in time
       algorithm */
    double *data = Load_DPTR(0);
    unsigned int bit;
    unsigned int dual = 1;
    double w_real;
    double w_imag;
    unsigned int a;
    unsigned int b;
    double theta;
    double s;
    double t;
    double s2;
    int i;
    int j;
    double wd_real;
    double wd_imag;
    double tmp_real;
    double tmp_imag;
    double z1_real;
    double z1_imag;
    FFT_bitreverse();
    printf('FFT_bitreverse_done\n', _i_SPEIdentifier);
}
/* apply fft recursion */
/* this loop executed int_log2(N) times */
OuterLoop(0, Lower_IPC, Upper_IPC, bit);
for(bit = Lower_IPC; bit < Upper_IPC; bit++, dual *= 2) {
  w_real = 1.0;
  w_imag = 0.0;
  theta = 2.0 * direction * PI / (2.0 * (double) dual);
  s = sin(theta);
  t = sin(theta / 2.0);
  s2 = 2.0 * t * t;
  InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, bit);
  for(a = _i_SizeBeginPrimary, b = _i_SizeBeginPrimary; b <
      _i_SizeEndPrimary; b += 2 * dual) {
    i = b;
    j = (b + dual);
    wd_real = LoadD(data, j);
    wd_imag = LoadD(data, j+1);
    StoreD(data, j, LoadD(data, i+1) - wd_real);
    StoreD(data, j+1, LoadD(data, i+1) - wd_imag);
    StoreD(data, i, LoadD(data, i) + wd_real);
    StoreD(data, i+1, LoadD(data, i+1) + wd_imag);
  }
  InnerLoopEnd;
}
/* a = 1 .. (dual-1) */
InnerLoop(1, 1, dual, a);
for(a = 1; a < dual; a++) {
  /* trigonometric recurrence for w-> exp(i theta) w */
tmp_real = w_real - s * w_imag - s2 * w_real;

tmp_imag = w_imag + s * w_real - s2 * w_imag;

w_real = tmp_real;
w_imag = tmp_imag;
}

InnerLoopEnd;

InnerLoop(2, _i_SizeBeginPrimary, _i_SizeEndPrimary, b);

for (b = _i_SizeBeginPrimary; b < _i_SizeEndPrimary; b += 2 * dual) {
    i = 2*(b + a);
    j = 2*(b + a + dual);
    z1_real = LoadD(data, j);
    z1_imag = LoadD(data, j+1);
    wd_real = w_real * z1_real - w_imag * z1_imag;
    wd_imag = w_real * z1_imag + w_imag * z1_real;
    StoreD(data, j, LoadD(data, i) - wd_real);
    StoreD(data, j+1, LoadD(data, i+1) - wd_imag);
    StoreD(data, i, LoadD(data, i) + wd_real);
    StoreD(data, i+1, LoadD(data, i+1) + wd_imag);
}

InnerLoopEnd;

OuterLoopEnd;

int FFT_bitreverse() {

    int N = _i_SizeEndPrimary;  // _i_SizeEndPrimary;
    double *data = Load_AUX_PTR(1, 0); // Load_DPTR(0);

    /* This is the Goldrader bit-reversal algorithm */

365
unsigned int n=N/2;
unsigned int nm1 = n-1;
unsigned int i=0;
unsigned int j=0;
int ii;
int jj;
unsigned int k;
double tmp_real;
double tmp_imag;

OuterLoop(0, 0, nm1, i);
for(i=0; i < nm1; i++) {

  /* int ii = 2*i; */
  ii = i << 1;

  /* int jj = 2*j; */
  jj = j << 1;

  /* int k = n / 2; */
  k = n >> 1;

  if (i < j) {
    tmp_real = Load_AUX(1, ii); //LoadD(data, ii);
    tmp_imag = Load_AUX(1, ii+1); //LoadD(data, ii+1);
    Store_AUX(1, ii, Load_AUX(1, jj));
    Store_AUX(1, ii+1, Load_AUX(1, jj+1));
    Store_AUX(1, jj, tmp_real);
    Store_AUX(1, jj+1, tmp_imag);
  }

  while (k <= j && (k!=0 && j!=0)) {
    /* j = j - k; */
    j -= k;
    /* k = k / 2; */
174     k >>= 1;
175 
176     }
177     j += k;
178 }
179 OuterLoopEnd;
180
181     return 0;
182 }
183
184 void FFT_inverse() {
185     int N = _i_SizeEndPrimary;
186     double *data = DATA_PTR_PRIMARY(_i_SizeEndPrimary);
187     int n = N/2;
188     double norm = 0.0;
189     unsigned int i;
190     FFT_transform_internal(+1);
191     /* Normalize */
192     norm=1/((double)n);
193     OuterLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, i);
194     for(i=_i_SizeBeginPrimary; i<_i_SizeEndPrimary; i++) {
195         StoreD(data, i, LoadD(data, i) * norm);
196     }
197     OuterLoopEnd;
198 }
199
200 C.5 lu.h
201
202 1 #include 'kernel.h'
203 2
204 3 void LU_copy_matrix() {
205     double **A = (double **)Load_AUX_PTR2(1, 0, 0);
double **lu = (double **)Load_AUX_PTR2(2, 0, 0);

unsigned int i;
unsigned int j;
double data;

OuterLoop(0, Lower_IPC, Upper_IPC, i);
for (i = Lower_IPC; i < Upper_IPC; i++) {
    InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, i);
    for (j = _i_SizeBeginPrimary; j < _i_SizeEndPrimary; j++) {
        Store_DDA(lu, i, j, Load_DDA(A, i, j));
    }
    InnerLoopEnd;
}
OuterLoopEnd;

int LU_factor() {
    double **A = (double **)Load_AUX_PTR2(1, 0, 0);
    printf("ok\n");
    int *pivot = (int *)Load_AUX_PTR(3, 0);
    unsigned int minMN; // = M < N ? M : N;
    unsigned int j = 0;
    double *Aii;
    double *Aj;
    double AiiJ;
    double ab;
    int jj;
    double recp;
    double t;
    unsigned int i;
    unsigned int
unsigned int jp;
unsigned int k;
unsigned int ii;

OuterLoop(0, Lower_IPC, Upper_IPC, j);
for (j = Lower_IPC; j < Upper_IPC; j++) {
    /* find pivot in column j and test for singularity. */
    jp = j;
    t = fabs(Load_AUX2(1, j, j));
    InnerLoop(0, j+1, _i_SizeEndPrimary, i);
    for (i = j+1; i < _i_SizeEndPrimary; i++) {
        ab = fabs(Load_AUX2(1, i, j));
        if (ab > t) {
            jp = i;
            t = ab;
        }
    }
    InnerLoopEnd;
    StoreI(pivot, j, jp);
    if (jp != j) {
        /* swap rows j and jp */
        double *tA = Load_AUX_PTR2(1, j, 0); //A
        Store_DDA(A, j, 0, Load_DDA(A, jp, 0));
        Store_DDA(A, jp, 0, tA[0]);
    }
    if (j < _i_SizeEndPrimary - 1) {
        /* compute elements j+1M of jth column */
        /* note A(j,j), was A(jp,p) previously which was */
        /* guaranteed not to be zero (Label #1) */
    }
recp = 1.0 / Load_DDA(A, j, j);

InnerLoop(1, j+1, _i_SizeEndPrimary, k);
for (k=j+1; k<_i_SizeEndPrimary; k++) {
  Store_DDA(A, k, j, Load_DDA(A, j, j) * recp);
}

InnerLoopEnd;

if (j < minMN-1) {
  /* rank-1 update to trailing submatrix: E = E - x*y */
  /* E is the region A(j+1:M, j+1:N) */
  /* x is the column vector A(j+1:M, j) */
  /* y is row vector A(j, j+1:N) */

  InnerLoop(3, j+1, _i_SizeEndPrimary, ii);
  for (ii=j+1; ii<_i_SizeEndPrimary; ii++) {
    Aii = Load_AUX_PTR(1, ii); // Load_DPTR(ii); //A
    Aj = Load_AUX_PTR(1, j); // Load_DPTR(j); //A
    AiiJ = LoadD(Aii, j);

    InnerLoop(4, j+1, _i_SizeEndSecondary, ii);
    for (jj=j+1; jj<_i_SizeEndSecondary; jj++) {
      StoreD(Aii, jj, LoadD(Aii, jj) - AiiJ * LoadD(Aj, jj))
    }
  }
  InnerLoopEnd;
}

InnerLoopEnd;

InnerLoopEnd;

OuterLoopEnd;
```c
#include 'kernel.h'

void SOR_execute() {
    unsigned int M_size_start = __SizeBeginPrimary;
    unsigned int M_size_end = __SizeEndPrimary;

    unsigned int N_size_start = __SizeBeginSecondary;
    unsigned int N_size_end = __SizeEndSecondary;

    if (N_size_start == 0) {
        N_size_start++;
    }

    if (M_size_start == 0) {
        M_size_start++;
    }

    double omega = 1.25;
    double omega_over_four = omega * 0.25;
    double one_minus_omega = 1.0 - omega;

    unsigned int p;
    unsigned int i;
    unsigned int j;

    double *Gi;
    double *Gim1;
    double *Gip1;
}```
31
32 OuterLoop(0, Lower_IPC, Upper_IPC, p);
33 for (p=Lower_IPC; p<Upper_IPC; p++) {
34     InnerLoop(0, M_size_start, M_size_end, i);
35     for (i=M_size_start; i<M_size_end; i++) {
36         Gi = Load_DPTR(i);
37         Gim1 = Load_DPTR(i-1);
38         Gip1 = Load_DPTR(i+1);
39         InnerLoop(1, N_size_start, N_size_end, j);
40         for (j=N_size_start; j<N_size_end; j++) {
41             StoreD(Gi, j, omega_over_four * (LoadD(Gim1, j) +
42                                           LoadD(Gi, j) +
43                                           LoadD(Gi, j-1) +
44                                           LoadD(Gi, j+1)
45                                           +
46                                           one_minus_omega *
47                                           LoadD(Gi, j)));
48         }
49     InnerLoopEnd;
50     InnerLoopEnd;
51 }
52 }
53 InnerLoopEnd;
54 InnerLoopEnd;
55 OuterLoopEnd;
56 }
57
58 C.7 sparse.h
59
60 #include 'kernel.h'
61 /* multiple iterations used to make kernel have roughly
same granularity as other Scimark kernels. */

//double SparseCompRow_num_flops(int N, int nz, int num_iterations)

}//

// Note that if nz does not divide N evenly, then the actual number of nonzeros used is adjusted slightly.

int actual_nz = (nz/N) * N;
return ((double)actual_nz) * 2.0 * ((double)num_iterations);

}//

/* computes a matrix-vector multiply with a sparse matrix held in compress-row format. If the size of the matrix in MxN with nz nonzeros, then the val[] is the nz nonzeros, with its ith entry in column col[i]. The integer vector row[] is of size M+1 and row[i] points to the beginning of the ith row in col[]. */

void SparseCompRow_matmult() {
    unsigned int p;
    unsigned int r;
    unsigned int i;
    // double *val;  //AUX1
    // int *row;    //AUX2
    // int *col;    //AUX3

double *y = DATA_PTR_SECONDARY(__CACHE_DOUBLE, 0);  //OUTPUT

373


```c
38  double *x = DATA_PTR_PRIMARY(__CACHE_DOUBLE, 0);  //INPUT
39
40  unsigned int rowR;
41  unsigned int rowRp1;
42
43  OuterLoop(0, Lower_IPC, Upper_IPC, p);
44  for (p=Lower_IPC; p<Upper_IPC; p++) {
45      InnerLoop(0, _i_SizeBeginPrimary, _i_SizeEndPrimary, r);
46      for (r=_i_SizeBeginPrimary; r<_i_SizeEndPrimary; r++) {
47          sum = 0.0;
48
49          rowR = Load_AUX(2, r);
50          rowRp1 = Load_AUX(2, r+1);
51
52          InnerLoop(1, rowR, rowRp1, i);
53          for (i=rowR; i<rowRp1; i++) {
54              sum = sum + LoadD(x, Load_AUX(3, i)) * Load_AUX(1, i);
55          }
56          InnerLoopEnd;
57
58          StoreD(y, r, sum);
59      }
60      InnerLoopEnd;
61  }
62  OuterLoopEnd;
63  }
64  }
```
Appendix D

Additional Processor Results
Figure D.1: CPI results for SPR_SM application with L-API transformations.

Figure D.2: CPI results for SPR_LG application with L-API transformations.

Figure D.3: CPI results for SOR_SM application with L-API transformations.
Figure D.4: CPI results for SOR_LG application with L-API transformations.

Figure D.5: CPI results for LUCPYMX_SM application with L-API transformations.

Figure D.6: CPI results for LUCPYMX_LG application with L-API transformations.
Figure D.7: CPI results for ARR_SM application with L-API transformations.

Figure D.8: CPI results for ARR_MM application with L-API transformations

Figure D.9: CPI results for ARR_LG application with L-API transformations.
Figure D.10: CPI results for FFT_SM application with L-API transformations.

![Figure D.10: CPI results for FFT_SM application with L-API transformations.](image)

Figure D.11: CPI results for FFT_LG application with L-API transformations.

![Figure D.11: CPI results for FFT_LG application with L-API transformations.](image)

379
Figures D.1, D.2, D.3, D.4, D.5, D.6, D.7, D.8, D.9, D.10 and D.11 shows the CPI results that are composed from the SPU pipeline components which are FX2 (EVEN): Logical and integer arithmetic; SHUF (ODD): Shuffle, quad rotate/shift, mask; FX3 (EVEN): Element rotate/shuffle; LS (ODD): Load/store, hint; BR (ODD): Branch; SPR (ODD): Channel and SPR moves; LNOP (ODD): NOP; NOP (EVEN): NOP; FXB (EVEN): Special byte ops; FP6 (EVEN): SP floating point; FP7 (EVEN): Integer mult, float conversion and FPD (EVEN): DP floating point, see Section 4.5.2.

The SPE’s architecture is designed for fast vector processing and does not particularly accelerate traditional code streams such as branching and if-statements. There are distinct architectural differences between PPE and SPE such as no caches or virtual memory, no scalar unit (every SPU operating on 128-bit vectors) and two distinct pipelines on the SPE (see Chapter 4) correspond to instructions with mathematical operations to utilise the even pipeline and the remaining instruction types operate on the odd pipeline.
Figure D.12: SPR_SM Instructions Usage Percentage per SPE pipeline unit.
Figure D.13: SPR_LG Instructions Usage Percentage per SPE pipeline unit.
Figure D.14: SOR_SM Instructions Usage Percentage per SPE pipeline unit.
Figure D.15: SOR_LG Instructions Usage Percentage per SPE pipeline unit.
Figure D.16: LUCPYMX_sm Instructions Usage Percentage per SPE pipeline unit.
Figure D.17: LUCPYMX_SM Instructions Usage Percentage per SPE pipeline unit.
Figure D.18: FFT-SM Instructions Usage Percentage per SPE pipeline unit.

The figure shows the percentage of instructions of different types executed by each SPE pipeline unit. The instructions are categorized into logical and integer arithmetic, element rotate/shift, hint, BR branch, SPR channel and SPR moves, NOP, special byte, 32-bit floating point, integer, and DP floating point. The bars indicate the percentage of instructions executed by each SPE unit.
Figure D.19: FFT_LG Instructions Usage Percentage per SPE pipeline unit.
Figure D.20: ARR-SM Instructions Usage Percentage per SPE pipeline unit.
Figure D.21: ARR-MM Instructions Usage Percentage per SPE pipeline unit.
Figure D.22: ARR_LG Instructions Usage Percentage per SPE pipeline unit.
The results shown in the above figures show the impact of the SPE L-API kernels on the SPUs pipeline. Both branching and load-store functional units consume a large number of executed instructions which equate for a greater percentage of CPU usage that simultaneously resulted in abundant use of if-statements. No branching optimisation was applied throughout the framework. A performance issue caused by an increase of load-store instructions would infer the LS being accessed by both SPUs and PPU (external access). By allowing external SPU and PPU access would result commands to execute in specific order. Moreover, each SPU does guarantee in-order program order but with a distributed memory access results in a weakly consistent paradigm. This weakly consistent is prevalent as the L-API forces datum checking (load and store constructs) on external SPUs. Hence, the increased use of the LS functional unit on all SPUs.

The remaining functional units seem to be under-utilised or not required for the complete execution for each application. Comparing Figure D.12 and D.13 show a similar trend whereby, FX2 and BR functional units are relatively similar in execution percentage but interestingly, a higher consumption of SPR (channel operations for data moving to or from) instructions for SPE 5 (SPR_LG). An indicator for increased execution time is due to SPEs waiting for datum to consume or submit.

Results from Figure D.14 and D.15 highlight a significant difference such that, BR and SPR functional units exhibit a very high usage however, increasing the input dataset show a similar pattern with an increased instruction set usage from FX2 and SHUF units. Again, the odd-pipeline is significantly in demand from the L-API kernel. Figure D.16, D.17, D.18, D.19, D.20, D.21 and D.22 show a similar outcome with LS, BR and SPR units on the odd-pipeline utilised more aggressively than the even-pipeline.

CPI figure that are shown at the start of this appendix encapsulates the complete instruction class timings from the results shown in pipeline figures (see above) and present an overall performance result. Applications with
a reduced input dataset have significant overheads that affect the overall performance. Whilst increasing the dataset, the performance is somewhat equal to a lower input dataset with a similar overhead. The results also show, increasing the dataset, the overall overhead is similar or lower than a lower input dataset.
Appendix E

Single SPE Processor Results without L-API
Figure E.1: Single SPE Results for all applications without L-API transformations.

Each bar in the above figure includes the complete execution time by an SPE per application.

Figure E.1 illustrates the results for single SPE execution without L-API transformations. Each bar in the above figure includes the complete execution time by an SPE per application.