# NASATECHNICAL <br> MEMORANDUM 



# HIGH PERFORMANCE DC-DC CONVERSION WITH VOLTAGE MULTIPLIERS 

by W. T. Harrigill, Jr. and I. T. Myers

Lewis Research Center
Cleveland, Ohio 44135

TECHNICAL PAPER proposed for presentation at
Power Electronics Specialists Conference sponsored by the
Institute of Electrical and Electronics Engineers
Murray Hill, New Jersey, June 10-12, 1974

```
W. T. Harrigill, Jr., * and I. I'. Myers**
```

NASA-Lewis Research Center
Clevelend, Ohio

## ABSTRACI

The voltage multipliers using capacitors and diodes first developed by Cockcrof't and Walton in 1932 were reexamined in terms of state of the art fast switching transistors and diodes, and high energy density capacitors. Because of component improvements, the voltage multiplier, used without a transformer, now appears superior in weight to systems now in use for de-dc conversion. An experimental. 100 -watt 1000 -volt dc-de converter operating at 100 kHz was built, with a component weight of about $1 \mathrm{~kg} / \mathrm{kW}$. Calculated and measured values of output voltage and efficiency agreed within experimental error.

## INTRODUCTION

Voltage multiplier power supplies for high voltage de generation have been in use f'or many years. Cockeroft and Walton (1) built an 800 kV supply in 1932 for an ion accelerator application, and through the years their circuit has had many applications ( $2,3,4$ ) with some analysis ( $1,4,5$ ). Usually, these supplies have operated in an earthtype environment, where weight and efficiency are of secondary concern. Until recently the voltage multiplier was not considered seriously for space type high efficiency low weight applications. Within the last few years, however, substantial improvements have been made in lightweight capacitors, and in fast switching diodes and transistors. It now appears that, because of the major improvements in these power electronic components, that the voltage multiplier method of de power conversion is superior in weight and efficiency for some applications to the more conventional transformer-rectifier systen.

The body of this report will consist of two major parts. The first part will outline the basic circuit analysis, and the second will describe the construction and test results on a 100-watt 1000-volt de-de converter.

[^0]THEORY OF OFERATION

## Genergl Description

Figure 1 shows a de-de converter using a transistor chopper and a capacitor diode voltage multiplier. Although two voltages $V_{1 i}$ and $V_{2 i}$ are shown, they will be assumed to be equal and equal to $V_{j}$ for simplicity. The extension to unequal voltages can easily be made if necessary. A typical. mode of operation, equivalent to $V_{1 i}=$ $V_{2 i}=V_{i}$ is the use of a bridge of four switches, and only one power supply.

The switch operates at a frequency $f$, so that the voltage at the left terminal of $\mathrm{C}_{\mathbb{N}}$ is alternately at $-V_{i}$ and $+V_{i}$ f times per second. Since $\mathrm{C}_{\mathrm{N}}$ charges to $\mathrm{V}_{\mathrm{i}}$ volts, the voltage at the junction of the capacitors $\mathrm{C}_{\mathrm{N}-2}$ and $\mathrm{C}_{\mathrm{N}-4}$ alternates between $2 \mathrm{~V}_{\mathrm{i}}$ and $4 \mathrm{~V}_{\mathrm{i}}$. In general, the voltage at the junction between $C_{2 j+2}$ and $C_{2 j}$ varies over a $2 V_{i}$ range.

Thus the voltages at the junction points in the upper (even numbered) string of capacitors are square waves of voltage of amplitude $V_{i}$ riding on top of a de voltage which depends on the location in the chain. For the lower, or load string of capacitor (odd numbered values $\mathrm{C}_{1}$. . $\mathrm{C}_{\mathrm{N}-1}$ ) the voltage across each capacitor is $2 V_{i}$, and across the entire ladder is $N V_{i}$, where $N$ is the number of capacitors or diodes in the multiplier chain. Thus this converter may be thought of as a de voltage transformer, with the load voltage $V_{L}$ given by

$$
\begin{equation*}
V_{L}=N V_{i} \tag{1}
\end{equation*}
$$

The load current $i_{\text {I }}$ is less than the source current $i_{s}$ also by the ratio $\mathbb{N}$.

$$
\begin{equation*}
i_{L}=\frac{i_{s}}{N} \tag{2}
\end{equation*}
$$

As will be seen later, both of these equations will need to be corrected for losses. It will be seen, however, that for a high efficiency system these corrections will be small.

The load output power $P_{I}$ which will be derived later, is given by

$$
\begin{equation*}
P_{I}=8 \eta^{2} f C_{u} V_{i}^{2} r_{I} \tag{3}
\end{equation*}
$$

where
$\eta$ overall efficiency
$r_{L}$ calculated CDVM load ripple (actual ripple is about three to four times calculated ripple)
$C_{u}$ capacitance of each unit capacitor

## Capacitor Wei.ght

In a space type power supply, minimum weight is of great importance. Since most of the weight in a capacitor diode voltage multiplier is in the capacitors, a rough preliminary estimate of weight can be made by considering capacitor weight only. The capacitor weight for each unit ( $C_{1}, C_{2}$. . . $C_{N}$ in fig. l) is given by

$$
W_{u}=\frac{\frac{1}{2} c_{u}\left(2 v_{i}\right)^{2}}{k}
$$

where $k$ is the energy density of the capacitor in joules/gm. Combining (eq. (3)) and (eq. (4)) with total weight $W=N W_{u}$ gives

$$
\begin{equation*}
\frac{W}{P_{L}}=\frac{N}{4 \eta^{2} f^{k} r_{I}} \tag{5}
\end{equation*}
$$

For $0.8<\eta<1.0$, and $N$ between 5 and 20 times multiplication, using $k 0.01$ joule/gra, $f=10^{5} \mathrm{~Hz}$, and for a ripple of 0.01

$$
0.1<\frac{\mathrm{W}}{\mathrm{P}_{I}}<0.8 \mathrm{~kg} / \mathrm{kW}
$$

This is small compared to components weight of even the most advanced converter (6), where a $\mathrm{W} / \mathrm{P}_{\mathrm{L}}$ of components of about $2.5 \mathrm{~kg} / \mathrm{kW}$ was achieved.

## Derivation of Current Equations

Although equation (2) gives an approximate value for the source current in terms of the load, for careful design and also for the calculation of efficiency, two kinds of leakage current should be considered. The first, reverse biased diode leakage current is normally in the microampere range for good semiconductor diodes and can be neglected in comparison with the diode forward or load currents, which are of the order of tenths to tens of amperes.

The second leakage current is that due to reverse biased junction capacitance charging, which cannot be neglected. This current, iJD, is given by

$$
\begin{equation*}
i_{J D}=2 C_{J D} V_{i} f^{\prime} \tag{6}
\end{equation*}
$$

for each dlode, If care is not taken to minimize $\mathrm{C}_{\text {JD }}$, at frequencies of the order of $10^{5} \mathrm{~Hz}$, total current leakages from this cause may be of the order of 10 milliamperes and cannot be neglected. Similarly, the junction capacitance ( $\mathrm{C}_{\mathrm{JT}}$ ) charging current of the two transistors must be considered. This section will develop an expression for the
currents in the capacitor diode voltage multiplier taking these two currents inta account.

The current equation at the junction of $C_{1}$ and $R_{\mathrm{L}}$ for the case of odd diodes conducting is

$$
\begin{equation*}
\frac{-d q_{1}}{d t}+i_{I}=i_{\amalg} \tag{7}
\end{equation*}
$$

Similar equation can be written for all current modes. If these current equations are integrated to give equations of the type

$$
\begin{equation*}
-\Delta Q_{1}+\frac{\left\langle i_{1}\right\rangle}{2 f}=\frac{\left\langle i_{\mathrm{L}}\right\rangle}{2 f} \tag{8}
\end{equation*}
$$

and the condition that
$\Delta Q_{1}$ (even diodes "on")

$$
\begin{equation*}
=-\Delta Q_{1} \text { (odd diodes "on") } \tag{9}
\end{equation*}
$$

one obtains for the current from the voltage supply $\mathrm{V}_{\mathrm{i}}$

$$
\begin{equation*}
\langle i\rangle_{\text {source }}=N\left\langle i_{L}\right\rangle+2 C_{\ell} V_{i} f \tag{10}
\end{equation*}
$$

where the brackets indicate an average over a half cycle, and where:

$$
\begin{equation*}
C_{\ell}=C_{J T 1}+C_{J T Z}+\mathrm{NC}_{J D} \tag{1.1}
\end{equation*}
$$

$C_{\text {JTl }}$ output capacitance of NPN transistor
$\mathrm{C}_{J T 2}$ output capacitance of PNP transistor
$C_{J D}$ reverse bias diode junction capacitance
$V_{i} \quad$ input voltage
N number of capacitors or diodes in multiplier (8)
$f \quad$ operating frequency
The leakage capacitance charging term $2 \mathrm{C}_{\ell} \mathrm{V}_{\mathrm{i}} f$ may be several percent of the source (input) current and be one of the major sources of power loss in high efficiency de-de converters.

The current equations given above have been for average currents. It must be emphasized that the equality of the two average currents (say $\left\langle i_{1}\right.$ \} and $\left\langle i_{2}\right\rangle$ ) does not in any way infer their equality at any given time. In fact, $i_{2}=0$ always when $i_{1}>0$ and vice versa. Similarly, $i_{3}(t) \neq i_{1}(t)$ although both $i_{3}$ and $i_{1}$ may be greater than zero at the same time. The detailed solution of $i(t)$ for the different diodes, or $q(t)$ for the different capacitors is not necessary for the determination of needed design parameters like output voltage, output ripple, and efficiency, and will not be given in this paper. In general, the $i_{j}(t)$ experimentally show a half cycle wave form of the type

$$
\begin{equation*}
i(t)=A \sqrt{\frac{C}{L}} e^{-R t / 2 I} \sin \frac{t}{\sqrt{L C}} \tag{12}
\end{equation*}
$$

where $R$ is of the order of a few hundredths of an ohm and $L$ is a few tenths of a microherwy for the 100 -watt, 1000 -volt, $x 8$ multiplier supply described below.

Derivation of Output Ripple and Output

## Power Equations

The output ripple is a needed engineering design result when a capacitor diode voltage multiplier (CDVM) is used in a dc-dc converter. The load ripple is also a parameter in the efficiency and in the CDVM power output. This section will do the ripple derivation. The load ripple $r_{L}$ is

$$
\begin{equation*}
r_{\mathrm{I}}=\frac{V_{\mathrm{Imax}} .-V_{\mathrm{Imin}}}{\left\langle V_{\mathrm{L}}\right\rangle} \tag{13}
\end{equation*}
$$

over a cycle of length $1 / f$.
The total $\Delta V_{L}$ is equal to:

$$
\begin{equation*}
\Delta V_{I}=\frac{\Delta Q_{1}}{\mathrm{C}_{1}}+\frac{\Delta Q_{3}}{\mathrm{C}_{3}}+\cdots \cdot \frac{\Delta Q_{N-1}}{\mathrm{C}_{\mathrm{N}-1}} \tag{14}
\end{equation*}
$$

It can be shown that

$$
\begin{gather*}
\Delta Q_{1}=\frac{\left\langle i_{I}\right\rangle}{2 f}+\frac{\left\langle i_{J D I}\right\rangle}{2 f}  \tag{.15}\\
\Delta Q_{3}=\frac{2\left\langle i_{L}\right\rangle}{2 f}+\frac{\left\langle i_{J D 3}\right\rangle}{2 f}+\frac{\left\langle i_{J D Z}\right\rangle}{2 f}+\frac{\left\langle i_{J D I}\right\rangle}{2 f}  \tag{16}\\
\Delta Q_{N-1}=\frac{(N-1)\left\langle i_{L}\right\rangle}{2 f}+\left\langle i_{J D N-1}\right\rangle+\ldots . \frac{\left\langle i_{J D 1}\right\rangle}{2 f} \tag{17}
\end{gather*}
$$

For the case of $C_{1}=C_{2}=. . C_{N}=C_{u}$

$$
\begin{align*}
& \Delta V_{L}=\frac{1}{2 \mathrm{fC}_{1}}\left[\left\langle i_{\mathrm{L}}\right\rangle(1+3+5 . \cdot . \mathrm{N}-1\rangle+\left\langle i_{\mathrm{JDN}-1}\right\rangle\right. \\
&\left.+2\left\langle i_{\mathrm{JDN}-3}\right\rangle+\ldots \cdot \frac{N}{2}\left\langle i_{J D 1}\right\rangle\right] \tag{18}
\end{align*}
$$

For identical diodes, i.e.,

$$
\begin{gather*}
i_{J D I}=i_{J D 2} \cdot \cdots i_{J D N}  \tag{19}\\
\Delta V_{L}=\frac{\mathbb{N}^{2}\left\langle i_{I}\right\rangle}{8 C_{u}{ }^{f}}\left(1+\frac{\left\langle i_{J D}\right\rangle}{\left\langle i_{I}\right\rangle}\right) \tag{20}
\end{gather*}
$$

Since $i_{J D}$ is normally much less than $\left\langle i_{L}\right.$ ), and since the ripple is a small change in the output voltage, one can write

$$
\begin{equation*}
\Delta V_{L} \approx \frac{N^{2}\left\langle i_{\mathrm{L}}\right\rangle}{8 C_{u^{f}}} \tag{21}
\end{equation*}
$$

within a few percent.
The ripple then is given by

$$
\begin{equation*}
r_{I_{h}}=\frac{N^{2}\left\langle i_{L}\right\rangle}{8 C_{U} f^{\prime} V_{L}} \tag{22}
\end{equation*}
$$

This may be written in terms of the output power F

$$
\begin{equation*}
r_{I}=\frac{N^{2} P_{l}}{8 C_{u} f_{I} V_{I}^{2}} \tag{23}
\end{equation*}
$$

The more exact expression for the load ripple $r_{L}$ is

$$
\begin{equation*}
r_{L}=\frac{N^{2} \cdot P_{L}}{8 C_{u} f^{2} v_{\Sigma}^{2}}\left(1+\frac{\left\langle i_{J D}\right\rangle}{\left\langle i_{L}\right\rangle}\right) \tag{24}
\end{equation*}
$$

and the power $P_{\mathrm{I}}$ can be written as

$$
\begin{equation*}
P_{\mathrm{L}}=\frac{8 C_{\mathrm{u}^{\prime}} \mathrm{fv}_{\mathrm{L}}^{2} r_{\mathrm{I}}}{\mathrm{~N}^{2}\left(1+\frac{\left\langle i_{\mathrm{JD}}\right\rangle}{\left\langle i_{\mathrm{I}}\right\rangle}\right)} \tag{25}
\end{equation*}
$$

or within a few percent

$$
\begin{equation*}
P_{L}=\frac{8 C_{u}{ }^{f V_{L}^{2}}{ }_{L}^{2} r^{2}}{N^{2}} \tag{26}
\end{equation*}
$$

By examination, it is apparent that output power depends directiy on $C_{u}, f$, and $r_{1}$. Also, since $V_{L / N} \approx V_{i}$, output power depends on $V_{i}$ as the second power. As is seen later under experimental results, a source of ripple other than as calculated for the CDVM exists. The quantity $r_{\mathrm{L}}$ in equation (26) is the calculated CDVM ripple.

## Derivation of Efficiency and Output Voltage Equations

The efficiency of a CDVM de-dc converter may be determined by calculating the individual losses in the process of one capacitor being charged from another and then adding these together for all the charge sharing processes in the CDVM and for the capacitor and diode capacitance charging losses. Both the energy lost during charge transfer, and the amount of energy transferred, are of importance. In order to calculate these quantities, only initial and final voltages were considered; losses and final energy transfer tend to be independent of current levels during charging and of voltage drops across stray inductances, lead resistances, and forward biased diode resistance.

Consider the charge transfer from a capacitor $C_{1}$ charged to a voltage $V_{10}$ which charges a capacitor $C_{2}$ initially at a voltage $V_{20}$ through a series resistance and/or inductance. The energy Lost, $E_{l}$ for this transfer is

$$
\begin{equation*}
E_{\ell}=\frac{C_{1}+C_{2}}{2 C_{1} C_{2}}(\Delta Q)^{2} \tag{27}
\end{equation*}
$$

or

$$
\begin{equation*}
E_{l}=\frac{C_{2} C_{2}}{2\left(C_{1}+C_{2}\right)}\left(V_{10}-V_{20}\right)^{2} \tag{28}
\end{equation*}
$$

If these losses are summed over all the capacitors in the voltage multiplier, and the result multi-
plied by the frequency $f$ to obtain the power loss
$P_{\ell_{C D V M}}=\frac{1}{12 \mathrm{fC}_{\mathrm{u}}}\left(\left\langle\mathrm{i}_{\mathrm{L}}\right)+2 \mathrm{C}_{i} V_{i} r\right)^{2} N\left(N^{2}+\frac{1}{2}\right)$
Knowing the power loss, it is possible to compute the output voltage from the power balance equation.

$$
\begin{equation*}
P_{i n}=P_{l}+P_{I} \tag{30}
\end{equation*}
$$

where $P_{l}$ includes both the CDVM loss and the junction charging losses of the transistors. Thus
$V_{i}\left(N\left\langle i_{L}\right\rangle+2 V_{i} f C_{l}\right)=\frac{1}{12 f C_{u}}\left(\left\langle i_{L}\right\rangle+\left\langle i_{J D}\right\rangle\right)^{N}\left(N^{2}+\frac{1}{2}\right)$

$$
\begin{equation*}
+c_{\ell}\left(2 v_{i}\right)^{2} f+v_{L}\left\langle i_{L}\right\rangle \tag{31}
\end{equation*}
$$

This can be written in terms of load power $P_{L}$ to obtain

$$
\begin{align*}
V_{L}^{2}\left[1+\frac{2 V_{i}^{2} \mathrm{IC}_{\ell}}{P_{\mathrm{L}}}+\right. & \left.\frac{\left\langle\mathrm{i}_{\mathrm{JD}}\right\rangle^{2}}{12 \mathrm{fC}_{\mathrm{u}}} \frac{\mathrm{~N}\left(\mathrm{~N}^{2}+\frac{1}{2}\right)}{P_{\mathrm{L}}}\right] \\
& +\mathrm{V}_{\mathrm{L}}\left[-\mathrm{V}_{\mathrm{J}} \mathrm{~N}+2 \frac{\left\langle\mathrm{i}_{\mathrm{JD}}\right\rangle}{12 \mathrm{fC}_{\mathrm{u}}} \mathrm{~N}\left(\mathrm{~N}^{2}+\frac{1}{2}\right)\right] \\
& +\frac{\mathrm{P}_{\mathrm{L}}}{12 \mathrm{IC}_{\mathrm{u}}} \mathrm{~N}\left(\mathrm{~N}^{2}+\frac{1}{2}\right)=0 \tag{32}
\end{align*}
$$

The dominant terms in the above equation are

$$
V_{I}^{2}-V_{I} N V_{i}=0
$$

which gives

$$
\mathrm{V}_{\mathrm{L}} \approx \mathrm{NV}_{\mathrm{i}}
$$

This is equation (1).
The most exact equation for $V_{T}$ may be $a b-$ tained by solving the quadratic equation, and this solution may be needed for some cases.

This can be simplified, without losing significant accuracy in most cases, by ignoring the terms in $i_{J D}$ and $\left\langle i_{J D}\right\rangle^{2}$ and dropping products of relatively small terms. The result is

$$
\begin{equation*}
V_{L}=\frac{N V_{i}\left[1-\frac{P_{l}\left(N^{2}+\frac{1}{2}\right)}{12 \mathrm{fC}_{\mathrm{u}} N V_{i}^{2}}\right]}{\left(1-\frac{2 V_{i}^{2} \mathrm{fC}_{l}}{\mathrm{~F}_{\mathrm{L}}}\right)} \tag{33}
\end{equation*}
$$

This expression is accurate as long as $\mathrm{P}_{\mathrm{L}}>2 \mathrm{~V}_{\mathrm{i}} \mathrm{fC}_{\mathrm{l}}$ so that the terms in parentheses are only a few percent different from unity. The efficiency may be derived from the $V_{J}$ and $i_{s}$ equations from the expression

$$
\begin{equation*}
\eta=\frac{i_{I} V_{L}}{i_{s} V_{i}} \tag{34}
\end{equation*}
$$

using

$$
i_{s}=N i_{I}+2 C_{\ell} V_{i} f
$$

This efficiency is approximately

$$
\begin{equation*}
\Pi=\frac{1-\frac{P_{l}\left(N^{2}+\frac{1}{2}\right)}{12 \mathrm{IC}_{11} N V_{i}^{2}}}{\left(1+\frac{2 \mathrm{PC}_{l} v_{i}^{2}}{P_{l}}\right)^{2}} \tag{35}
\end{equation*}
$$

## EXPERIMENTAL RESUTS

## Description of Experimental Converter

An experimental converter was built to operate at a nominal 100-watt output range. It was through the building and operation of the converter that the above design equaitions were developed, through a combination of experimental measurements and analytical studies. For example, the major loss, that due to reverse biased junction capacitance charging in the diodes and transistors was discovered through experimental measurements. The analysis given above was then developed consistent with the experimental results. This converter was built to locate losses, to guide theoretical anelysis, and in general to aid in the development of transformerless, low loss, lightweight converters as a class. It is not meant to be a de-de converter to fill a particular application, but as part of an overall program which leads to the goal of improved, lightweight high eff'iciency space type converters, where high voltage dc is required. Therefore, the logic, protection, and drive details are not included, but must be developed as required for specific applications.

The operating frequency, which was obtained from a signal generator, was a nominal 100 kHz , although the frequency was varied from about 50 to 200 kHz . The "on" time of the signal generator was variable, and was adjusted to avoid both transistors conducting at the same time due to junction charges storage effects. The signal generator was capacitively coupled to the switching transistor bases since the two transistors were floated above ground potential by the input voltages $V_{1 i}$ or $V_{2 i}$. For most of the work $V_{1 i}$ and $V_{2 i}$ were equal and were about 130 volts. The transistions were fast power devices, with turnon times of 200 nanoseconds, storage times of 2 microseconds, and turnoff times of also about 200 nanoseconds. The rated operating current for the NPN transistor (type SVT 350-5) was 5A, with a standoff voltage of 350 volts and an output capacitance of 350 pF . Two pnp transistors (type 2N6213) were paralleled to obtain sufficient current rating. Each transistor rating was $2 A$, with a standoff voltage of 400 volts and an output capacitance of 200 pF . The turnon, storage, and turnoff times were the same as the NPN transistor. The diodes
used were fast power devices, with a reverse time of about 100 nanoseconds, a current rating of SA, and a junction capacitance at operating voltage of about 25 pF .

Each capacitance in the voltage multiplier $\left(C_{1}, C_{2}, . C_{N}\right)$ consisted of three series $2.2-$ microfarad 100 -volt capacitors, giving a composite rating for $\mathrm{C}_{1}, \mathrm{C}_{2} . . \mathrm{C}_{\mathrm{N}}$ of 0.7 microfarad. The individual capacitors were high energy density ( $0.01 \mathrm{~J} / \mathrm{g}$ ) ceramic devices.

## Measured Results

The nominal. output of the voltage multiplier built was eight times the input voltage, modified by losses as shown above. Table I compares mea. sured and calculated output voltages over a range of input voltages (and output power) for a fixed load resistance.

Table II compares calculated with measured output voltages for a fiixed input voltage but with variable output load resistance. From these two tables, it is seen that the measured and calculated voltages agree fairly well, for the higher voltage inputs and, that the voltage multiplication ratio is a few percent under the zero power level of eight times.

Table III shows the efficiency as a function of output power. The overall efficiency was measured directly in dc terms by taking the ratio of the product of the dc output current and voltage to the input de current and voltage at each power level. The nominal input voltage was 130 volts, with an operating frequency of 1.00 kHz . Again the calculated results agree reasonably well with the messured values. Accuracy of the measured results was about $\pm 2$ percent. The primary losses were calculated to be a junction capacitance charging loss. This was verified by the addition of a 0.001 microfarad capacitance in parallel with the output transistors and measuring the resulting decrease in efficiency.

Table IV shows the ripple as a function of output power, comparing measured and calculated values. As expected, the ripple increases with output power. No filter was used. At 100 kHz , only a minimal filter would be necessary to reduce the output ripple to a much lower value. The ripple as experimentally measured was three to four times larger than calculated. The cause of this excess ripple was not determined, but is thought to be due to resonant charging of the CDVM capacitors through stray lead inductances.

## Measurement of Component Weights

A list of the components used and their weights for the nominal 100-watt experimental con~ verter is given in Table V. This is equivalent to 1.25 kg per $\mathrm{kW}(2.5 \mathrm{lb} / \mathrm{kW})$.

## CONCLUSIONS

A preliminary investigation of the voltage multiplier, driven by a transistor chopper without
a transformer, was mede using both experimerital and analytical methods. This concept appears extremely promising for the development of very lightweight, high-efficiency de-dc conversion.

Agreement between experimental results and calculations was fairly good except for ripple. Experimentally, it was found that the primary losses were in the charging of transistor and diode junction capacitors, and in the charging of the voltage multiplier capacitors from one another. It was also found experimentally that the capacitor charging currents in the voltage multiplier network followed a resonant charging time dependence, and the charging rates were determined by the product of multiplier capacitance and the stray inductanco.

## REFERENCES

1. J. D. Cockeraft and E. 'l', S. Walton, "Experiments with High Velocity Positive Ions, (1) Further Developments in the Method of Obtaining High Velocity Positive Ions," Proc. Roy. Soc., vol. 136A, pp. 619-630, 1932.
2. H. P. Westman, ed., Reference Data for Radio Engineers, Indianapolis: Howard W. Sons \& Co. Inc., 1968, p. 13-8.
3. D. G. Fink, ed., Standard Handbook for Electrical Engineers. New York: McGraw Hill, 1968, p. 12-33.
4. I. P. Nowalk and G. D. Ha,jik, "High Voltage Solar Cell Array Segment," Westinghouse Electric Corp., AFADL-TR-68-1 (AD-928769), Feb. 1968, pp. 50-81.
5. J. S. Brugler, "Theoretical Performance of Voltage Multiplier Circuits," IEFE J. SoliQ State Circuits, pp. 132-135, June 1971.
6. F. C. Schwarz, "A Series Capacitor InverterConverter for Multikilowatt Power Conversion," NASA Technical Rept. TR-R-336, Apr. 1970.

TABLE I. - COMPARISON OF MEASURED
AND CALCULATED VOL'TAGE OUTPUT VERSUS VOLTAGE INPUT FOR FIXED LOAD RESISTANCE

| Volts input | Watts output | Volts output measured | $\begin{gathered} \text { Volts } \\ \text { output } \\ \text { colculated } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 80 | 32 | 620 | 586 |
| 90 | 39 | 685 | 660 |
| 1.00 | 48 | 760 | 733 |
| 110 | 57 | 830 | 806 |
| 120 | 68 | 900 | 880 |
| 130 | 78 | 970 | 953 |
| 140 | 90 | 1040 | 1027 |

TABLE II. - COMPARISON OF MEASURED AND CALCULATED OUII'UT VOLTAGE VERSUS OUTPUTI FOWER

| Output power watts | Output voltage measured | Output voltage calculated | Voltage multiplication $\qquad$ ratio |
| :---: | :---: | :---: | :---: |
| 50 | 1001 | 947 | 7.8 |
| 65 | 987 | 952 | 7.7 |
| 79 | 970 | 953 | 7.6 |
| 92 | 957 | 957 | 7.6 |
| 99 | 946 | 949 | 7.5 |
|  | TABLE III. - COMPARISON OF CALCULATED AND MEASURED EFFICIENCIES AS A FUNCTION OF OUTPUT PONER |  |  |
|  | Fower <br> output <br> watts | Measured efficiency | Calculated efficiency $\qquad$ |
|  | 4.1 | 0.86 | 0.83 |
|  | 51 | . 83 | . 86 |
|  | 53 | . 85 | . 86 |
|  | 55 | . 86 | . 86 |
|  | 66 | . 85 | . 88 |
|  | 72 | . 86 | . 88 |
|  | 76 | . 85 | . 88 |
|  | 86 | . 85 | . 88 |
|  | 91 | . 79 | . 89 |
|  | 104 | . 82 | . 88 |

TABLE IV. - COMPARISON OF MEASURED AND CALCULATED OUPPUI VOLTAGE RIPFLE AS A FUNCTION OF OUTPUT FOWER

| Fower <br> output <br> watts | Output <br> voltage | Measured <br> output <br> ripple (PTP) |  | Calculated <br> output <br> ripple (PIP) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 1010 |  | $1.6 \%$ |
| 51 | 1122 | 1.8 | $0.5 \%$ |  |
| 53 | 1135 | 1.8 | .5 |  |
| 55 | 1007 | 2.4 | .5 |  |
| 66 | 1103 | 2.5 | .6 |  |
| 72 | 1048 |  | 2.8 | .6 |
| 76 | 1012 |  | 2.8 | .8 |
| 86 | 1029 |  | 3.4 | .7 |
| 91 | 915 | 3.4 | .9 |  |
| 104 | 978 | 3.5 | 3.2 |  |
|  |  |  |  |  |

TABLE V. - WEIGHT OF COMPONENIS IN EXPERIMENTAL 100-WATT DC-DC CONVERTER

| Component | Weight, <br> g |
| :---: | :---: |
| Capacitors | 70 |
| Diodes | 8 |
| Power transistors | 23 |
| Miscellaneous | 14 |
| Total | 115 |


[^0]:    *Aerospace Engineer, NASA-Lewis Research Center, Cleveland, Ohio.
    **Head, Power Components Section, NASA-Lewis Research Center, Cleveland, Ohio.

