https://ntrs.nasa.gov/search.jsp?R=19780011108 2020-03-22T06:06:31+00:00Z

NASA
-CR
152107

## UNCLASSIFIED

# FINAL REPORT

# NUMERICAL AERODYNAMIC SIMULATION FACILITY

# PRELIMINARY STUDY EXTENSION

February 1978

Distribution of this report is provided in the interest of information exchange. Responsibility for the contents resides in the author or organization that prepared it.

	•
(NASA-CR-152107) NUMERICAL AERODYNAMIC SIMULATION FACILITY. PRELIMINARY STUDY	N78-19051
EXTENSION Final Report (Burroughs Corp.)	
273 p HC A12/NF A01 CSCL 01A	Unclas
G3/02	08629

Prepared under Contract No. NAS2-9456 by Burroughs Corporation Paoli, Pa.

#### for

# AMES RESEARCH CENTER



UNCLASSIFIED

UNCLASSIFIED

# FINAL REPORT

# NUMERICAL AERODYNAMIC SIMULATION FACILITY

#### PRELIMINARY STUDY EXTENSION

February 1978

.

Distribution of this report is provided in the interest of information exchange. Responsibility for the contents resides in the author or organization that prepared it.

.

Prepared under Contract No. NAS2-9456 by Burroughs Corporation Paoli, Pa.

for

٠

AMES RESEARCH CENTER NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

UNCLASSIFIED

# CONTENTS

Chapter/Paragraph		Page
1	INTRODUCTION AND SUMMARY	, 1-1
1.1	Introduction	1-1
1. 1		1 - 3
1.3	Functional Design Software	1-3 1-4
		1-4
1.4	Simulation	1-4
1,5	Reliability	1-5
1.6	Tradeoffs	1-9
2	FUNCTIONAL DESCRIPTION OF NSS HARDWARE	2-1
2.1	Introduction	2-1
2.2	Basic System Parameters	2-2
2.3	Overview of Functional Description	2-5
2.4	Individual Blocks	2-10
2.5	Instruction Set and Instruction Timing	2-43
3	SOFTWARE ISSUES	3-1
3.1	Extended FORTRAN for the FMP	3-1
3.2	Hand Compilation for SAM	3-16
4	SIMULATION	4-1
4.1	Simulation Goals	4-1
4.2	Selection of Metrics	4-2
4.3	Simulation Models	4-4
4.4	BOSS Simulator	4-6
4.5	Simulation Model for the Current Study	4-11
4.6	Simulation Results	4-20
5	RELIABILITY	5-1
5.1	Introduction	5 <del>,</del> 1
5,2	Availability Prediction	5-2
5.3	Error Detection and Correction	5-1-7

.

# CONTENTS (Cont'd)

Chapter/Paragraph

6	TRADEOFFS DELINEATED	6-1
6.1	Introduction	6-1
6 <b>.</b> 2	Language Definition	6-2
6 <b>.</b> 3	Matching the Compiler and the Instruction Set	6-2
6 <b>.</b> 4	Word Format	6-3
6.5	Instruction Formats	6-4
6. 6	SECDED	6-4
6. 7	Trustworthiness vs. Throughput	6-5
6.8	Parity within Processors	6-7
6.9	Instruction Fetching Mechanism	6-7
6 <b>.</b> 10 <sup>.</sup>	LOADEM and STOREM Block Fetching	6-9
6.11	Overlappable Extended Memory Access	6-10
6.12	Single Processor Memory	6-11
6.13	Processor Program Memory Size, Control	
	Unit Memory Size .	6-12
6.14	Extended Memory Speed and Transposition	
	Network Speed	6 - 12
6.15	Control Unit Speed	6-13
6.16	Scalar Processor	6-14
6.17	Marginal Checking	6-18
6.18	Component Technologies	6-18
6.19	Expansibility	6-19

# Appendix

.

-

A	PRELIMINARY COMPILER ALGORITHMS FOR SETTING THE TRANSPOSITION NETWORK	А-1
В	SECDED RELIABILITY IMPROVEMENT MODELS	<b>B-</b> 1
С	SPARE PROCESSOR	C-1

Page

:

#### CHAPTER ONE

#### INTRODUCTION AND SUMMARY

#### **1.1 INTRODUCTION**

Burroughs Corporation is pleased to present this report which is the result of work carried on under an extension to contract No. NAS2-9456, a preliminary study for a Numerical Aerodynamic Simulation Facility. The primary objective of this extension is to produce an optimized functional design of key elements of the candidate facility defined in the Final Report<sup>(1)</sup> of the basic contract. This is accomplished by effort in the following tasks:

- To further develop, optimize and describe the function description of the custom hardware.
- To delineate trade-off areas between performance, reliability, availability, serviceability and programmability.
- To develop metrics and models for validation of the candidate systems performance.
- To conduct a functional simulation of the system design.
- To perform a reliability analysis of the system design.
- To develop the software specifications to include a user level high level programming language, a correspondence between the programming language and instruction set and outline the operation system requirements.

The results of this effort are presented in five separate chapters:

<u>Chapter 2.</u> Functional Description includes a summary of the system parameters, block diagrams, descriptions, of the major elements and the instruction set with detailed timing.

<u>Chapter 3.</u> Software Issues describes the extensions and restrictions on the FORTRAN language and compiler at the functional level a discussion of converting statements in extended FORTRAN into machine language and a statement regarding the operating system.

<u>Chapter 4.</u> <u>Simulations</u> presents the models, metrics and methodology for conducting the simulation along with preliminary results.

<u>Chapter 5.</u> Reliability includes two sections. The first presents the results of an availability analysis of the systems and the second present further discussion of the error detection, correction and control to be employed.

<u>Chater 6.</u> <u>Trade-offs</u> delineates and discusses a large number of design and operating factors for which reasonable alternatives exist.

While the information in this report is designed to stand alone, it is also considered to be a supplement to the Final Report (Ref. 2) of the basic NAS2-9456 contract where appropriate, reference is made to this report rather than to unnecessarily repeat previously reported information.

In addition, it should be pointed out that certain terminology used in the previous report have been revised. The new terms are:

• Flow Model Processor (FMP). This is the portion of the system previously called the Navier-Stokes Solver (NSS).

1 - 2

- Processor Data Memory (PDM) was previously called Processing Element Memory (PEM)
- Processor Program Memory (PPM) was previously called
   Processing Element Program Memory (PEPM)
- Execution Unit (EU), the logic portion of the array processor, formerly called Processor Element (PE).

The following sections summarize the chapters in additional detail.

#### 1.2 FUNCTIONAL DESIGN

TheFMP is an array processor of 512 processors, a control unit, and 521 modules of extended memory, as described in Reference 1. The major additions found in Chapter 2, to the description of reference 1, are, first, the provision of SECDED, instead of parity-plus-retry, as the expected means of error control in the processors' memory, second, the addition of four on-line spare processors as definitely a part of the design (they are mentioned briefly as a possibility in reference 1); third, significant revisions and additions to the instruction set; fourth, the restriction of the extended memory instructions to fetching 512 words (one per processor) per instruction, (the earlier description had EM instructions fetching 512 × N words per instruction); and fifth, provision for special hardware for computing any floating-point variables that are not members of a vector.

Chapter 2 includes diagrams and figures of every element of the FMP.

#### 1.3 SOFTWARE

The software chapter covers the FORTRAN language, to a depth necessary to cover simple test cases, discusses hand compiling, and is charged with the task of reporting on progress in defining the operating system during this contract extension. Three and only three extensions are visualized for the initial FORTRAN language. First, the DOALL construct declares to the compiler that the iterations of a particular loop can be done in any sequence, or all in parallel, without affecting the result; second, declarations of several types of use of variables are used to allocate those variables among the different types of memory; third, certain system library functions are required, because of the parallel nature of the machine, that would not be required in serial FORTRAN. None of these library functions are required for the initial benchmarks.

The operating system is extensively described in reference 1. The level of detail in that document is such that the effort of the contract extension was 'spent more fruitfully on language definition, compiler considerations, and hand compilation procedures. Thus, the operating system discussion in reference 1 still stands as the best description so far produced of the operating system of the FMP. No attempt has been made to update that description for this report.

#### 1.4 SIMULATION

Chapter 4 discusses the separation of the simulation effort into two levels, instruction and FMP level, and the system level. Metrics for each level are discussed, and SUBROUTINE TURBDA has been selected as the metric for the simulation done in this extensionis also given. The BOSS simulator, in which our simulation is being done, is described briefly in chapter 4.

1-4

### 1.5 RELIABILITY

A detailed computer model for the reliability of the FMP was run. The results of this model bound the availability at 96 percent being the lower limit of availability using pessimistic assumptions, and better than 99 percent availability being achieved under the most optimistic assumptions. The use of spare processors with operating system automatic restart (assumed successful for some fraction of all attempts) produces a very significant improvement over the model that has no spare processors.

The reliability section also includes a discussion of the use of SECDED in all memory, of the process of "scrubbing" out the errors that spontaneously arise in CCD storage (DBM), and of other error control strategems that are used in the FMP.

#### 1.6 TRADEOFFS

Chapter 6 discusses tradeoffs in many areas. These include ease of programming versus execution efficiency, where one wishes to have most of both, word and instruction formats, error control methods versus their cost in reduced throughput, several specific design issues, relative speeds of specific blocks of the system, alternate methods of supplying the floating-point scalar capability, and other topics, with a final section on the expansibility of both the specific FMP, once built, and the expansibility of the design from which it was built.

# CHAPTER 2

#### FUNCTIONAL DESCRIPTION OF NSS HARDWARE

#### 2.1 INTRODUCTION

This functional description is arranged in several successive sections. First, a brief system description of the SAM that is the baseline system for FMP is given. Second, a brief list of system parameters is provided. Third, the elements of the system block diagram are each described in turn. Fourth, the instruction set of the FMPis given, together with its timings.

In all of this, it has not been felt necessary to repeat material that is found in the final report of contract NAS2-9456, except very briefly to refresh the reader's recollection. It is presumed that the reader has first read that report.

No design should be considered to be necessarily final if further investigation should show that the machine performs better with the feature modified. Chapter 6, "Tradeoffs", is a discussion of many of the features that will be studied in simulation during phase 2 (time permitting), and which are therefore likely to be modified in the direction of higher throughput if the baseline system is found wanting.

This functional description is intended to provide the base for the information input to a performance simulation of the SAM of the FMP. Some of the information, such as error correction capabilities, is included for completeness in spite of the fact that it has no apparent involvement in a performance simulation.

#### 2.2 BASIC SYSTEM PARAMETERS

Most of the basic system parameters were covered in some detail in the final report Ref. 1. They are summarized here along with additional information of specific interest.

2.2.1 Logic Family - ECL is the preferred logic family. Final selection of circuits for implementation at this time would only lock us into choices that will become obsolete by 1979-1980 when the design is completed. We do not wish to preclude the use of up-to-date technology in the actual design. If the final design were being implemented at this time, Fairchild's 100K series would be chosen, together with compatible memory circuits. The chip count projected for 1979-1980 is the one assigned to the baseline system. Confidence in this package count is supported in most cases by the very similar chip count, of circuit types already available in 1977 (usually ECL 100K), which are also given.


2.2.2 <u>Clock Rate</u> - The clock has been assigned a 40 ns period. The instruction times, given below in terms of this clock period, are compatible with the instruction times derived from a preliminary processor design using ECL 100K.

2.2.3 <u>Cabling Methods</u> - The same flat belts used successfully in prior projects in Burroughs for transmitting high-speed signals with fast rise time and low crosstalk will be used for most of the interunit cabels. Reference 1 discusses this choice.

2.2.4 <u>Power</u> - While a number of comments on power were included in reference 1, certain detailed information was not. These details are provided in the following statements.

- Switching regulators will be used for the sake of efficiency. A net efficiency of 65% is expected from the total power supply.
- DBM is provided with whatever power is required to make it nonvolatile against glitches and short power outages.
   Since CCD is proposed for DBM, battery backup would be highly desirable.

2-2





- The ground return from backplane to power supply is never used as part of the path that connects one backplane ground to another backplane ground. Figure 2-1 shows the grounding arrangements expected
- . Total power for the FMPis estimated (very approximately) at 250 kw, based on an average of 0.8w for each of the 200,000 circuit packages, and 65% efficiency in the power supply. These are for the 1980 projected circuit counts.
- Every module has its signal ground tied to chassis so that' there will be no floating grounds when the modules are tested as stand-alone modules. In Figure 2-1 these ties are shown as resistors.

A requirement on power supplies employed at NASA AMES is that they must ride through the undervoltage transients produced by wind tunnel motor startup, and not pass voltage spikes. In addition, they should be reasonably respectful to the source. Sequeial upwer supply configurations satisfy this requirement.

- . Motor-generator set. Inertia enables an M-G set to ride through large transients. The inefficiency of the M-G set is multiplied into the inefficiency of the system power supplies. The advantage of an M-G set is that it can be added to a system after the fact, without impacting any existing design.
- . Transformerless rectifiers, like the old AC-DC radio, require a filter capacitor, which suppresses spikes, and if large enough, will ride through undervoltage transisents. The unregulated DC (about 280v) is distributed around the equipment and used as input to individual switching regulators. SCR rectifiers are to be avoided, since they inject noise back into the line.

. Battery back-up Uninterruptible Power Supply (UPS).

Of the three schemes, the transformerless rectifier is most efficient, and takes the least space. It also has the advantage that back-up batteries can be supplied to a selected subset of the equipment (DBM, in this case). It is also easy to make the rectification redundant. Three-phase full wave rectifiers are actually six-phase for ripple characteristics. They often need no chokes, and have wide conduction angles in the rectifier diodes.

2.2.5 <u>Number of Processors</u> - A key decision in the design of the FMP is the choice of the number of processors to be implemented. The design presented here is based on using the fastest processor that is consistent with the speed of memory built of 16k-bit static RAM chips. Projecting 100 ns speed for such chips, we arrive at a 360 ns floating point multiply as being approximately in balance. A faster processor would yield increased speed only if the memory were changed to the faster 4k-bit chips, implying a four-fold increase in the number of components in memory. Reliability, even more than cost, tells us to keep the parts count down, and therefore to design a system consistent with 16k-bit memory chips. It takes about 512 processors, at these speeds, to yield the desired billion floating point operands per second with sufficient margin for inefficiencies.

#### 2.3 OVERVIEW OF FUNCTIONAL DESCRIPTION

#### 2.3.1 Block Diagram

Figure 2-2 (a slightly expanded copy of Figure 1-2 of the Ref. 1) shows the array processor consisting mostly of 512 processors attached by a switch, the Transposition Network, to 521 Extended Memory modules which hold the main data base of the program. Used

> ORIGINAL PAGE IS OF POOR QUALITY




Figure 2-2. SAM Block Diagram

as a staging area for jobs not yet started, and as the output area for jobs in process or completed, is Data Base Memory. A Control Unit synchronizes the action and controls the transposition network and the transfers in and out on both faces of the extended memory. The controller for the Data Base Memory also accepts requests from the host processor to transfer to and from the host disk pack file system. The Data Base Memory controller resolves access conflicts to and from data base memory. The Control Unit resolves accesses to and from Extended Memory. There is also a Diagnostic Controller used for maintenance and cold starts.

Each processor is self-contained, with integer and floating-point arithmetic units, its own instruction decoder, its own program memory, and its own data memory. In addition to the 512 processors, four processors are included as on line spares to help achieve system availability requirements. The use of these on-line spare processors is discussed in Chapter Five.

## 2.3.2 Instruction Streams

As described in Ref. 1, the FMP is controlled by two instruction streams, which are created in parallel by the compiler from a single sequence of source statements. One instruction stream is being executed in the control unit; the other is being executed by all processors asynchronously of each other. Some statements in the source code result in instructions in both instruction streams. Examples are "CALL subroutine", or an arithmetic statement using an EM variable, and therefore requiring a fetch to all processors from the EM. Some of these joint instructions require that the control unit and the processors synchronize themselves. It has been observed that reference 1 does not seem to be clear in explaining synchronization, nor in explicating the means of accomplishing it. Therefore, the discussion digresses here to a detailed discussion of the synchronization mechanism.

#### 2.3.3 Synchronization.

The process of synchronization occurs within instructions. It involves two signal lines which go from the control unit to all processors, namely "CUready" and "go". "CUready" is a level, "Go" is a pulse that arrives at all processors simultaneously. From each processor there are two lines, "Enabled" is a copy of the "enabled" flipflop that exists in each processor; "I got here" is a signal, a level, which is raised during the execution of some instructions.

To explain the process, consider the example of a LOADEM instruction fetching N words from EM. In the control unit, the LOADEM causes the raising of the "CUready" line as soon as the TN controls have been set to the proper value. In each processor where "enabled" is true, "I got here" is raised as soon as the processor starts executing the LOADEM instruction.

When any processor executing LOADEM sees "CUready" true, the processor sends the address through the TN to the EM module that is connected to this processor. The strobe accompanying the address causes the loading of the address within the EM module.

An "all processors ready" signal, marking the time at which the last enabled processor arrives at the LOADEM instruction is created for the CU (The logic creating this signal is actually contained within the fanout tree). Using  $E_n$  as the "enable" bit of the nth processor, and  $H_n$  as the "I got here" line of the nth processor, the "all Processors ready" signal is given by the formula

All-processors-ready = (H<sub>1</sub> OR  $\overline{E_1}$ ) AND (H<sub>2</sub> OR  $\overline{E_2}$ ) AND ... AND (H<sub>512</sub> OR  $\overline{E_{512}}$ )

There is also "any processor enabled", the OR of all the "enable" bits.

When the CU sees "all processsors ready", the CU issues, after an appropriate delay to let addresses be loaded, a series of N "read" commands to the EM module and also issues, appropriately timed with respect to the last such command, a "go" pulse to the processors. In the processor, we load N words under control of the N strobes coming from EM module through the TN. The "go" signals the end of the instruction.

As a second example, consider the instruction WAIT. Here no processor action timed to the "CUready" is required, so the CU sends no "CUready". When the CU sees the "all processors ready" signal formed from the "I got here"s and the "enable"s, it issues a "go" to all processors, who have refrained from executing their next instruction until the "go" is received.

When the processor has raised its "I got here" line, but before it has received a "go" signal, it is said to be "ivaiting". The "I got here" line is dropped upon receipt of the "go" pulse.

In addition to the above synchronization, the CU also has the power to transmit commands. The commands are carried on a 4-bit-wide bus accompanied by a strobe line. Many of these commands are used in the diagnostic programs. Ref. 1, p 4-27, has a tentative list of operations called forth by these commands. Some of these commands will be conditional on the "enable" bit of the processor, some are unconditional independent of the enable bit. The only such command that is used in user-generated FORTRAN programs is the command that simultaneously loads the program counter and sets the enable bit.

The control unit's command power is exerted over all processors at once, not over individual processors. Processors that do not join in some array-wide operation avoid it by a) jumping around the operation, if it is local to each processor, b) executing certain instructions (LOADEM, STOREM, SHIFTN) as noops conditional on the last bit of an integer register in the processor, or c) executing the STOP instruction, which turns off the "enable" bit until the CU reaches some point in its instruction stream that turns it back on.

There is also an interrupt line from processor to CU.

## 2.3.4 Starting a Run

During normal operation, all data and program for the next run will be loaded into data base memory prior to the beginning of the run. When the run starts, system software in the CU loads program from data base memory to the memory of the control unit (via extended memory). The initialization phase of the program then transfers necessary data to extended memory, and transmits the processors' program to them. These actions are automatically inserted by the compiler and the linker. With data in place in extended memory, and allocated space initialized to "invalid" and with code files in place in control unit and processors, user execution starts.

#### 2.3.5 FMP Hardware Summary

The Flow Model Processor therefore consists of

- One Control Unit (CU) with its own memory (CUM) with optional scalar processor capability.
- 512 Processors, (plus 4 spares) each with its own Processor Data Memory (PDM) and Processor Program Memory (PPM)
- One Transposition Network

- 521 Extended Memory modules
- One Data Base Memory and Controller
- One Diagnostic Controller

All of the above is shown in Figure 2-2 except for the optional scalar processor and the four spare processors. The scalar processor is an ingredient of the design which was not needed in order to successfully match the SAM to the aerodynamic flow models. Since the scalar processor was not discussed in reference 1, further discussion thereon is found in Chapter 6.

#### 2.4 INDIVIDUAL BLOCKS

Following is a brief description of each of the elements of the FMPtogether with a formatted tabulation of pertinent features and .a block diagram of each.

#### 2.4.1 Description of Tables

For each element of the FMP, there is a table of characteristics given. A very short narrative description gives the intended function of the element in user programs. Source of control is identified, and the storage capabilities, both capacity and speed, are also given. Connectivity to other elements is broken down to a rather detailed level, with each group of signals that has an identifiably different function being so identified. In some cases, such as CU to processor, signals in the same belt are identified as a different group in order to more clearly identify their use. The table also discusses the mode of error control built into the design. Some mechanisms of error control were included in the baseline system design in the final report. Some further mechanisms of error control are proposed in Chapter 5. This section represents a particular state of the design, not the final state.

Two chip counts are given. The 1979-1980 projected chip count is the one projected for the baseline system. The second chip count, using parts now existing in 1977, is given only for corroboration, to indicate the reasonableness of that projection. It also represents the chip count of the FMP if design were frozen now. There are also in some cases estimates of the power drain. All these are included only for interest. These are preliminary. They have no direct bearing on the performance evaluation simulation.

"TBD" means "to be determined".

2.4.2 <u>Processor</u> The array of 512 processors is charged with the task of executing the user computations in the program, namely the floating-point operations on the problem variables.

The processor executes code contained in its own program memory, and accepts commands from the control unit. Certain instructions (see Table 2-13) are executed in synchronism with the control unit (and hence, by implication, in synchronism with the entire array, since the control unit expects cooperation from all processors.)

The actions of the processor are delineated by the instruction set in the next section. Figure 2-3 shows pictorially the division of the processor into and execution unit, a data memory, and a

> ORIGINAL PAGE IS OF POOR QUALITY




Figure 2-3. Processor Block Diagram

ORIGINAL PAGE IS OF POOR QUALITY program memory. Figure 2-4 is a block diagram of the logic part of the processor, showing the independent integer and floating point units, with separate register files for each. Figure 2-5 is a diagram of the instruction fetching and overlap machinery, which is explained at length below in connection with the timing of instruction execution. The logic portion of the processor has been named the "execution unit." Table 2-1 provides data on the EU.

Connections to the processor come from the control unit and the transposition network. A byte-wide (8-bit) data path is found both from (BDCST) and to (HVST) the control unit. The synchronization signals discussed previously also come from the control unit. The 4-bit wide command path, and its strobe, also come from the control unit. The data paths to (STOREM) and from (LOADEM) the transposition network are each accompanied by a In addition, each processor is connected to backplane strobe. wiring that expresses its own number. Of the 129 processors in a cabinet, any one may be the spare processor. Suppose processor no. N is the spare processor. Then the backplane number for processors 0 through N-1 is correct, but the backplane number for processors N1 through 128 must be shifted own by one, to N through 127, in order that the processors being used by the program be consecutively numbered. Therefore, there is a one-bit signal coming from the switching machinery which tells the processor whether or not to subtract 1 from its hard-wired processor number to correct for the location of the spare.

Error control within the processor consists of bounds checks, reasonableness checks, and consistency checks, as listed in Ref. 1. See Sections 6.7 and 6.8 for further checks that may be implemented but at some cost in throughput.

For justification of the 1977 component count, see appendix E of volume II of reference 1.




Figure 2-4. Internal Block Diagram of EU




Figure 2-5. Instruction Fetching and Overlap

ORIGINAL PAGE IS OF POOR QUALITY

#### TABLE 2-1 EXECUTION UNIT CHARACTERISTICS

UNIT: Execution Unit (EU) No. In System: 512 + 4 on-line spares

FUNCTIONAL CHARACTERISTICS

Function: This is the logic portion of the processor, all the processor except memory. It executes code that has been written by the FMP FORTRAN compiler, including EM address computations, index calculations and floating point operations.

Source of Control; During User Program: Program stored in PPM, sync's from the CU. During System Startup and Diagnostics: Same plus CU commands

Storages; Capacity: 16 16-bit integer registers 16 48-bit floating point registers Other registers (see text) Speed: Multiple accesses each 40 ns clock

Connectivity to Other Elements:

#	Path	To or From	No. Sig	Timing	Primary Use
1	BDCST	From CU	8	byte/20ns	Receive global variables from CU
2	HVST	To CU	8	byte/20ns	Transmit result to CU (global)
3	LOADEM	From TN	9	byte/20ns	Receive data from EM
4	STOREM	To TN	9	byte/20ns	Transmit data to EM
5	CUinstr	From CU	4	TBD	Primarily for diagnostics
6	sync	To CU	4	edge	Synchronization
7	sync	From CU	4	edge	Synchronization
8	PEno	Wired to backplane	9	D.C. level	Processor's own number

RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: TBD. Modulo 3 check on arithmetic is being evaluated. Error : cases are detected (see text).

Repair Methods: Replace and restart from restart point. On-line replacement (with manual pull-and-replace at a later convenience of the repairman) is very feasible. MTBF of Unit: See Chapter 5.

Degraded Modes Available: Programs can be compiled to use less than all the processors available, thereby bypassing any failed processors. On-line switching of spare processors.

#### PHYSICAL


Chip Count; 1980 Projection: 100 If use 1977 parts: 160 (100K ECL etc.) (based on preliminary logic design using 100K) Pysical Size: 1980: One large pc. sized module. 1977: Single removable module Power Drain: 1980: 150 w 1977: 300 w 2.4.3 <u>Processor Data Memory</u> - The processor data memory (PDM) contains work space for each processor. It is also used to hold local copies of global information, to facilitate their being fetched by the processor's program. It can be used to window data from EM. Control is from the memory address register in the processor. There are 16384 words of 55 bits, consisting of 48 bits data and 7 bits of single-error correcting, double-errordetecting code. Data address, and control connections are solely to the processor. 16k-bit static RAM chips are used. Figure 2-6 shows some of the logic in the processor associated with the port into PDM. Table 2-2 describes major characteristics of the PDM. See sections 6.6, 6.12, 6.13 for discussion of tradeoffs in PDM design.


2.4.4 <u>Processor Program Memory</u>. Processor Program Memory (PPM) contains the code file from which the processor executes. It is addressed directly by the program counter. Overlay comes from the CU via the "broadcast" (BDCST) path. Except for the size of 8192 words, design is identical with that of PDM.

2.4.5 Control Unit (CU)

#### 2.4.5.1 Basic Control Unit

The control unit, during user programs, is in charge of synchronizing the array for those instructions that require a synchronized array; it issues the "go" signal. It also handles those portions of the address computation that must be issued from a central point. The control unit executes the FMP-resident portion of the system software. It has a single shared memory (CUM) for both program and data.





ORIGINAL PAGE IS OF POOR QUALITY

#### TABLE 2-2 CHARACTERISTICS OF PROCESSOR DATA MEMORY

UNIT: Processor Data Memory (PDM) No. In System: 512 + 4 spares with spare processor (formerly processing element memory PEM)

# FUNCTIONAL CHARACTERISTICS

Function: Stores temporary variables generated by the processor during computation. Work space. Subroutine return information. Windows EM data.

Source of Control; During User Program: EU command lines During System Startup and Diagnostics: Same

Storages; Capacity: 16,384 words. Speed: 120 ns cycle

Connectivity to Other Elements:

Ħ	Path	To or From	No. Sig.	Timing	Primary Use
1 2 3	data address control	To/from EU From EU From EU	55 16 2	static static edge or static	Fetch <i>a</i> nd store data Address Command

# RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: SECDED Repair Method: Removed with entire processor. Not a separate entity. MTBF of Unit: Dominated by control chips because of SECDED. Degraded Modes Available: Programs compiled to less than 512 processors bypass failed 'PDM's. Error correction allows program to continue, but with reduced reliability, in single-bit failure cases. On-line switching of failed processors.

PHYSICAL

Chip Count; 1980 Projection: 70	If use 1977 Parts: 250
(55 16k-bit mem + 15 control)	(100K ECL, etc.) (220 4k-bit mem.
Physical Size; 1980: Part of processor assy. Power Drain; 1980:	+ 30 control) 1977: Part of processor assy. 1977:

ORIGINAL PAGE IS OF POOR QUALITY.

#### FROM EU




Figure 2-7. PPM Logic

## TABLE 2-3 PROCESSOR PROGRAM MEMORY CHARACTERISTICS

UNI	T: Processo	r Program Memon	cy (PPM)	No. In S	ystem: 512 - spare proces	+ 4 spares with ssor	
FUN	ICTIONAL CHAR	ACTERISTICS					<u></u>
	ction: Cont he CU.	ains program fo	or the pro	ocessor. Is	loaded using	, the BDCST path from	
		ol; During Usen tartup and Diag			's program co	punter.	
	erages; Capac ed: 120 ns	ity: 8,192 wo	rds				
Con	nectivity to	Other Elements	3 <b>:</b>				
#	Path	To or From	No. Sig.	Timing	Primary Us	5e	
1 2 3	program address control	To/From EU From EU From EU	55 16 2	static static edge or static	Fetch and loa Address Command	ad program	
REL	JABILITY/REP	AIRABILITY/TRU	STWORTHINE	ISS			
Err Rep MTE Deg	or Control M Dair Method: BF of Unit: graded Modes Error correct	ethods: SECDE Remove with en See Chapter 5 Available: Pro	D ntire proc ogram comp gram to co	cessor. Not piled to les ontinue at r	a separate o s than 512 pr educed reliat		₽́₽М's.
PHY	SICAL	· · · · · ·					
	p Count; 198 28 mem + 15 c	0 Projection control)	43			etc.) (110 mem +	
	vsical Size; Ver Drain; 19	1980: Part of 80:	processor	assy.	30 control 1977: Part ( 1977:	bf processor assy.	

.


The control unit can also be controlled by commands from the host computer issued via the Diagnostic Controller (DC). This mode of operation is supplied for the purpose of performing diangostics.

The control unit is at once the most complex, in terms of variety of functions performed, and the most pedestrian, in terms of the demands it makes on the logic designer, of all the units in the FMP. Such hand analysis as has been done indicates that for the aerodynamic flow problems, the control unit will most of the time be waiting on the processors. One of the aims of the simulation is to find out if this statement is really true, or whether an investment in a faster control unit will pay off.

The frequency with which the CU executes system software upon interrupt, in the middle of user executions, will affect the required speed of the CU. The present plan is to so allocate the tasks in the system that during normal executions no interrupts either from host or resulting from FMP code are expected.

The host initiates file-system-to-DBM transfers using its copy of the DBM allocation map and issuing I/O commands directly to the DBM controller. No FMP-resident routine is involved in the initiation or completion of these transfers. The DBM controller resolves any potential conflict between these host transfers and a CU-initiated DBM-EM transfer.

Figure 2-7 is the block diagram of a control unit built around a single bus for transferring all data to and from memory, and using this same bus for one of the register file outputs. Such a structure defeats overlap but simplifies design. If simulation were to show that a faster CU is needed, a faster CU would be built.



In addition to the portion shown in Figure 2-8, the control unit also contains a section which resolves conflicts for EM between the instructions of the NSS and the needs of the DBM controller.

The control unit has four semi-independent execution stations, just as the processor has three. The degree to which the execution of the independent sections is to be overlapped is a subject for study during simulations in future work. Using the two aerodynamic flow models as benchmarks tells us that no overlap is required, therefore specifying an exact mechanism of overlap has been deferred. The four units are:

- \* Integer Unit
- \* Memory Control
- \* Floating Point Unit (optional, can be omitted if it is determined that so called scalar processor capability is not required for the contemplated applications. See Section 6.5)
- \* Interface to host and DBM controller

Instruction timing is given in the next section, 2.5. Table 2-4 lists the features of the CU.

#### 2.4.5.2 Scalar Processor

Floating point scalars are an item of concern in some applications. In the baseline system, an optional design feature to handle floating-point scalars is a floating-point arithmetic capability in the control unit. For a discussion of other options for attaching scalar capability to the FMP, see section 6.16. Scalar floating point capability is not be be confused with the "scalar unit" found in some other designs. The addressing and control functions of such a "scalar unit" are included in the control unit here whether or not the floating-point option is included.

#### TABLE 2-4 CONTROL UNIT CHARACTERISTICS

UNIT: Control Unit: (CU)

No. In System: 1

FUNCTIONAL CHARACTERISTICS:

Function: Executes the non-array portion of the FMP program. Executes the FMP resident portion of the system software.

Source of Control; During User Program: Program stream contained in Control Unit Memory During System Startup and Diagnostics: Same plus commands issued from Diagnostic Controller

Storages; Capacity: Integer Register file, perhaps 16 words, exact number to be determined by simulation. Floating point register file of 16 words. Speed: Single-clock access to two registers per file. 40 ns clock.

Connectivity to Other Elements:

#	Path	To or From	Sig.	Timing	Primary Use
1	control	To DBM Controller	TBD	TBD	Control of DEM-EM transfers
2	return	From DBM Controller	TBD	TBD	Completion, error, EM conflict resolution
3	control	To EM	TBD	TBD	Control of EM
4	return	From EM	TBD	TBD	Monitoring, errors, interrupt
- 5	control	TO TN	13	TBD	Control of IN
6	STORCU	To TN	9	byte/20ns	Data to be stored in EM
7	LOADCU	From TN	9	byte/20ns	Data fetched from EM to CU
8	command	To Processor	4	TBD	Diagnostic commands to the processor
9	sync	To Processor	4	eðge	Synchronization of array
10	şync	From Processor	4	edge	Synchronization of array
11	BDCST	To Processor	8	byte/20ns	Broadcast data
12	HVST	To Processor	8	byte/20ns	Data (such as global max) to CU

RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: TBD Repair Method: TBD. Repair in place; FMP is down until CU repaired MTBF of Unit: See Chapter 5 Degraded Modes Available: None.

# PHYSICAL \_\_\_\_\_

Chip Count; 1980 Projection:	3,000 chips	If use 1977 parts: 4,000 chips
(a coarse estimate)		(100k ECL, etc.)
Physical Size: 1980		1977:
Power Drain: 1980		1977:

The FORTRAN language and compiler of chapter 3 makes no use of the floating-point option in the CU, as there was no use for it in the four codes used for benchmarking.

#### 2.4.6 Control Unit Memory (CUM)

The control unit memory holds both program and data for the control unit. It is addressible only from the control unit, and sends all data into the central data bus of the control unit.

The control unit memory is identical in electrical design and uses the same 16k-bit RAM chips as the processor memories. Its size is subject to verification via simulation. The size resulting from considerations of the flow-model matching study is 32,768 words.

The control unit memory is initially loaded from DBM at the beginning of each run using a routine which is itself resident in CUM and executes on the CU. The routine transfers data and program from DBM to CUM via EM.

Data on the control unit memory is found in Table 2-5.

## 2.4.7 Extended Memory Module

Extended memory (EM) is the "main" memory of the FMP, in that it holds the data base for the program during program execution. Temporary variables, or work space, can be held in either EM or . PDM, as appropriate to the problem. All I/O to and from the FMP is to and from EM via DBM. Control of the EM is from two sources, the first is instructions executed in the CU, the second is the DBM controller which handles the DBM-EM transfers. In the baseline system design, the DBM-EM rate is such that the CU can be given first priority into EM without losing any of the DBM-EM transfers, therefore, the CU instructions have priority in the EM.

# TABLE 2-5 CHARACTERISTICS OF CONTROL UNIT MEMORY

UNIT: Control Unit Memory (CUM) No. In System: 1

# FUNCTIONAL CHARACTERISTICS

Function: Contains data local to the CU, and CU's program. Also contains processor program as source for overlay during runs. Holds mailbox for host-FMP communication. Holds copy of DBM allocation map.

Source of Control; During User Program: CU During System Startup and Diagnostics: Same plus may be accessed by DC if CU not running

Storages; Capacity: 32,768 words. Speed: 120 ns cycle

Connectivity to Other Elements:

Power Drain; 1980:

#	Path	To or From	No. Sig.	Timing	Primary Use			
1	data	To/from CU	55	static	Fetch and store data			
	address	From CU	16	static	Address			
3 ʻ	command	From CU	2	edge or static	Command			
REL	IABILITY/F	æpairability/ŋ	RUSTWO	ORTHINESS	-			
Rep r MTB Deg	Error Control Methods: SECDED Repair Method: FMP is down while CUM is down. Must replace failed modules for FMP to recover. MTBF of Unit: Dominated by control logic because of SECDED Degraded Modes Available: Error correction allows program to continue at reduced reliability; in single-bit failure cases.							
PHY	SICAL				· · · · · · · · · · · · · · · · · · ·			
· (	110 men +	1980 Projectio 15 control) ; 1980: TBD	on: 17	'5 chips	If use 1977 parts: 470 (100 ECL, etc.) 440 mem + 30 control) 1977: TBD			

1977:

EM consists of 521 identical modules, which are accessed in parallel. 521 is a prime number for the sake of allowing efficient parallel fetching for all vectors of any length (with the minor exception of any vectors that happen to have elements spaced apart in memory by exactly 521).

From each EM module we need a transfer rate and access time consistent with the most economical implementation. For the baseline system, an implementation in 64k-bit dynamic RAM was chosen, as being the most economical implementation available by 1980. The low chip count also enhances reliability. Projections say that a 64k-bit chip will have 250 ns cycle time by that date. The 280 ns cycle time of the memory is compatible with the 140 ns per word transfer rate through the transposition network. Each word carries single- error-correction-double-error-detection code, which is generated at the source (DBM, CU, or processor) and also checked there, so that transfer paths are covered by the same error control as the contents of EM.

Having decided on a TN that is almost twice as fast as the EM module, it would be possible to build the EM module in two interlaced submodules, if it the streaming mode of fetching were to see much use. Section 6.10 discusses the tradeoff between implementing or not implementing this streaming mode of access. The baseline system as described in this document avoids the complexities of a design suitable for streaming, which includes among other things, a capability of incrementing the address in the EM module by nonunity increments. The chip count of table 2-6 does not include any incrementer.




Figure 2-9. EM Module

ORIGINAL PAGE IS OF POOR QUALITY

### TABLE 2-6 EM MODULE CHARACTERISTICS

UNIT: EM Module

No. in System: 521

FUNCTIONAL CHARACTERISTICS

Function: Stores problem data base during program executions. Most nearly corresponds to "core" of conventional processor.

Source of Control; During User Program: Receives commands from CU During System Startup and Diagnostics: Same

Storages; Capacity: 65,536 words Speed: Access time 200-250 ns, interlaced for 140 ns/word block transfer

Connectivity to Other Elements:

#	Path	To or From	No. Sig.	Timing	Primary Use
1 2 3	LOADEM STOREM	To TN From TN To DBM	9 9 9	byte/20ns byte/20ns full word in 400 ns	Fetching data to processors and CU Storing data from processors and CU Results back to DBM
4		From DBM	9	full word in 400 ns	Initial data (and eventually, overlay) from DBM
5	No	From backplane	10	D.C. level	Module's own number
6	Control	From CU	TBD	TBD	Controls EM operations

RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: SECDED (providing acceptable error rates are demonstrated) Repair Method: Remove and replace MTBF of Unit: Control dominates failure modes because of SECDED. Degraded Modes Available: Data continues to be corrected even when there is one hard error, allowing the current program to complete before repairs are undertaken.

PHYSICAL

Chip Count; 1980 Projection: 86 (55 memory + 30 control) Physical Size; 1980: One medium sized p.c. board	If use 1977 parts: 274 (100K ECL, etc.) (224 mem. + 50 control) · 1977:
Power Drain: 1980	1977 <b>:</b>
ORIGINAL PAGE IS	

OF POOR QUALITY

Figure 2-8 shows the EM module, including two address registers, a one-word buffer for DBM transfers, and an access path to the EM modules own number, wired into the backplane. Table 2-6 gives the data on the EM module.

# 2.4.8 Fanout Tree


A series of fanout boards is supplied to provide the CU to processor connection. From CU to processor, s signals fan out to a final 512 destinations. From the processors, the signals are combined, so that, within the CU, a single result appears in response to 512 signals emitted by the processors. For example, the "all processors ready" signal becomes true at the clock that the last enabled processor emits "I got here". Another such signal is the 512-input OR of "enabled".

At the processor, some signals are wired per-processor directly to the last level of fanout board; others are daisy-chained to eight processors from a single signal pin on the last board. The fanout boards are pin-limited. Simple buffers with one input pin and one output pin per signal dominate the circuit count, so hex buffers, easily available today, will not be improved upon by 1979-1980.

Data on the fanout tree is in Table 2-7. The figure demonstrating the fanout tree is Figure 2-10.

### 2.4.9 Transposition Network

The transposition network allows the fully parallel, 512-wide, fetching of sets of variables that are to be processed in parallel. Up to 512 elements in one-dimensional vectors of any type can be fetched at full speed in parallel. When DOALL loops have two index variables, two-dimensional subsets of multidimentional arrays can also be fetched in parallel. For details, see Ref 1, and Chapter Three.



**512 REQUIRED** 



ORIGINAL PAGE IS OF POOR QUALITY

### TABLE 2-7 FANOUT TREE CHARACTERISTICS

### UNIT: Fanout Tree, CU to Processors No. In System: 1

FUNCTIONAL CHARACTERISTICS

Function: Provides famout for signals from CU to the 512 processors; accepts signals from . the 512 processors and combines them appropriately for the CU. Consists of 36 boards.

Source of Control; During User Program: No control; all passive logic. During System Startup and Diagnostics: Same

Connectivity to Other Elements:

#	Path	To or From	No. Sig.	Timing	Primary Use
1	command	From CU	4	TBD	Diagnostic
2	sync	From CU	. 4	edge	Synchronization of array
3	sync	TO CU	4	edge	Synchronization of array
4	BDCHT	From CU.	8	byte/20ns	Broadcast data
5	HVST	To CU	8	byte/20ns	Data to CU (such as global MAX)
б	command	To proc. 8's	4(x 64)	TBD	Diagnostic
7	sync	To proc. 8's	4(х б4)	edge	Synchronization of array
8	sync	From proc.	4(x 512)	edge	Synchronization of array
9	BDCST	To proc. 8's	8(x 64)	byte/20ns	Broadcast data
10	HVST	From proc. 8's	8(x 64)	byte/20ns	512-input OR of data from processor to CU. 1st 8-way OR done on proc. wiring
1					

# RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: SECDED on broadcast and harvest data. Repair Method: Remove and replace of defective boards. MTBF of Unit: See Chapter 5. Degraded Modes Available: None

PHYSICAL

Chip COunt; 1980 Projection: 2,000 chips	If use 1977 parts:	2,000 chips
all small scale integration. Dominated by	(100K ECL, etc.)	
1,504 hex buffers.		
Physical Size; 1980: 32 cards of 60-80 chips	1977: Same	
each		
Power Drain; 1980: 1.6 kw	1977: Same	

ORIGINAL PAGE IS OF POOR QUALITY The transposition network consists of 521 switchable data paths from EM to processor, and another 521 data paths from processor to There are two 10-bit control registers, one for offset of the EM. starting element, and one for skip distance. Since there are two sets of data paths, the first from processor to EM module, and the second from EM module to processor, the settings of the two paths There is just one instruction could be separately controlled. that would go faster if both paths are used simultaneously with different settings, namely SHIFTN (see Table 2-10 and 2-11 for a SHIFTN is used in functions that operate description). "horizontally" across the parallelism of the array, such as global sum, global maximum, or global product. SHIFTN would also be used to implement a Fast Fourier transform on the FMP. In the aero codes used as benchmarks, there is very little use of SHIFTN, so there is no justification for having separate settings for the first and second data paths, and bidirectional data paths would serve as well.

A three-bit command register enables the following commands:

1. Enable transfers between processor and EM. The presence or absence of actual transfer is signified by the presence or absence of a signal on the strobe line that accompanies each byte-wide signal path.

2. Enable transfers between CU port and EM.

3. Enable transfers between the remaining eight paths and EM (built into the design to allow these eight ports to service the scalar processor).

4. Broadcast from selected EM module to all processors.

Table 2-8 gives the characteristics of the transposition network. Figure 2-11 shows the barrel switches that implement it.




Figure 2-11. Transposition Network

2-36

ORIGINAL PAGE IS OF POOR QUALITY

### TABLE 2-8 TRANSPOSITION NETWORK CHARACTERISTICS

UNIT: Transposition Network (TN)

No. In System: 1

FUNCTIONAL CHARACTERISTICS

Function: Provides 521 data paths for fetching in parallel from all EM modules to all processors; provides 521 data paths for storing in parallel from all processors to 512 EM modules. Provides path from any one EM module to all processors. Provides data path to any EM module from CU, also path from any EM module to CU.

Source of Control; During User Program: Commands from CU. During System Startup and Diagnostics: Same

Storages; Capacity: None. Command register 10 bits offset, 10 bits skip distance, about 3 bits of command. Speed:

. . . .

Connectivity to Other Elements:

		•	NO.		
#	Path	To or From	Sig.	Timing	Primary Use
	*				•
ŀ	LOADEM	To Processor	9(x 512)	20ns/byte	Data to processor during LOADEM
2	STOREM	From Processor	9(x 512)	byte/20ns	EM addresses and STOREM data from proc.
3	LOADCU	Tọ CU	9	byte/20ns	Data to CU during LOADCU
4	STORCU	From CU	9	byte/20ns	Data and address from CU
5	, — <del>—</del> —	To EM modules	9(x 521)	byte/20ns	Data and address to EM modules
6		From FM modules	9(x 521)	byte/20ns	Data from EM modules
7	control	From CU	13	TBD	Reset controls
8	spare	To TBD	9(x 8)	byte/20ns	Reserved for scalar processor
9	șpare	From TBD	9(x 8)	byte/20ns	Reserved for scalar processor

RELIABILITY/REPAIRABILITY/TRUSTWORTHINESS

Error Control Methods: SECDED applied to EM word passes through TN. Detects hard failures, corrects transients. Repair Method: TED MTBF of Unit: See chapter 5 Degraded Modes Available: Some portion of the TN can be bypassed by programs that are compiled for a less-than full complement of processors. Most, however, cannot. PHYSICAL Chip Count; 1980 Projection: 10,980 If use 1977 parts: 17,270 (10,480 shifter chips + 500 control) If use 1977 parts: 17,270

Physical Size; 1980: About 200 boards if 200 signals allowed per board. Is pin limited. Power Drain: 1980: If use 1977 parts: 17,270 (100K ECL, etc.) 16,770 F 100158 chips + 500 control) 1977: Same

### 2.4.10 Data Base Memory (DBM)

Data Base Memory (DBM) is the window in the computational envelope of the FMP. All jobs to be run on the FMP are staged into DBM before running both program and data, all output from the FMP is staged through the DBM. At some future time (but not with the initial operating system) DBM could be used to back up EM for those problems whose data base is larger than EM. Control of the data base memory is from a DBM controller, which accepts commands both from the CU for transfers between DBM and EM, and from the host for transfers between DBM and the file system.

Many design options exist for the data base memory. Out of this set of options one particular design was chosen for the baseline system. This chosen design is a CCD memory built out of 256k-chips, which are projected to be available in the 1980 period. If data base memory were to be built before the appearance of sufficiently economical CCD chips, one would use some form of parallel-head rotating magnetic storage. The design described here is based on the existence of 256k-bit CCD chips each arranged in the form of 128 shift registers of 2,048 bits each.

With a projected shift rate of 2.5 MHz in the CCD chips, a desired transfer rate of 2.5 Mwd/s to and from EM, DBM is built 55 chips wide, for parallel emission of 55-bit words, by 512 chips deep. The natural block size with 2,048 bits in each shift register delivering a block of 2,048 words, is adopted. There are 64k blocks for a total of 134,217,728 words. Error correction is a SECDED, probably the modified Hamming-plus-parity implemented by Motorola's 10,163 chip.

2 - 38

Since the array of CCD chips is 512 x 55, the DBM is constructed in a number of physical modules, say each one 64 x 55 chips. The repair philosophy is to pull and replace individual modules, and the degraded mode of operation would be to run with one or more modules missing, and the operating system would have to know to avoid assigning any data to that space.

There are several (probably four) block-sized buffers, which stand between the CCD storage and the host interface, in order to reduce the interference with DBM-EM transfers produced by simultaneous DMB-host transfers. They can also serve as timing buffers to the host's disk packs. See Fig. 2-12.

After the transfer of a block to or from the CCD store, the shift registers rest at the starting position until shifting is required by the refresh requirements, or until the CCD store is again addressed, whichever occurs first. Therefore, whenever there are several requests for transfer pending at once, or when they occur with sufficient frequency, the access time is essentially zero to the first word of the block. For transfers arriving at random times, far enough apart in time so as not to interfere, the average access time is given by:

 $T_{av} = \frac{1}{2} (T_b 2/T_r)$ 

where  $T_{\rm b}$  is the transfer time of a single block (0.82 ms) and  $T_{\rm r}$  is the time between refreshes.  $T_{\rm r}$  will be in the specification of the device, and is expected to lie between 1 ms and 10 ms. Therefore, the average access time for random data at low usage, to the first word of the block, has an upper bound which is expected to lie between 0.67 ms and 0.067 ms. As traffic increases, the access time is mostly due to interference between competing accesses, while the contribution due to delay in the memory goes to zero.




Figure 2-12. DBM Block Diagram

### TABLE. 2-9 DATA BASE MEMORY CHARACTERISTICS

UNIT: Data Base Memory (DBM) and its controller No. In System: 1

## FUNCTIONAL CHARACTERISTICS

Function: In this memory, data is staged for FMP jobs not yet started, and results of FMP jobs are output from the FMP. Almost all communication between FMP and host goes through this memory, both data and program. CCD storage is postulated, although other options are available, including disk pack. Resolves host-CU conflicts.

Source of Control; During User Program: DBM-EM transfers controlled from CU, DBM-host transfers controlled from host. During System Startup and Diagnostics: Same

Storages; Capacity: 134 x 10<sup>6</sup> words in blocks Speed: 140 Mb/s (an easily adjustable parameter)

Connectivity to Other Elements:

#	Path	To or From	Sig.	Timing	Primary Use
		To/from EM To/from host	8+8 TBD, 2 paths min	•	Loads EM at start of run, unloads results Loading DBM, unloading results
3	control	From CU	TBD	TBD	Receives control from CU for DBM-EM transfers
4	result	To CU	$\operatorname{TBD}$	TBD	
` 5	control	From host	TBD	TBD	Receives control from host for DBM- file-system transfers
6	result	To host.	TBD	TBD	Monitoring and error cases
					1

RELIABILITY/REPARIABILITY/TRUSTWORTHINESS

Error Control Methods: TBD. SECDED may be adequate, and will be used if so. "Scrubbing" errors arising due to refresh will be needed in CCD memories. Repair Method: TBD. MTBF of Unit: Domniated by controls since SECDED on memory.

Degraded Modes Available: Error correction codes allow valid data to be fetched in spite of errors in memory. Can operate with failed modules removed.

#### PHYSICAL

Chip Count; 1980 Projection: 29,160If use 1977 parts:<br/>(100K ECL, etc.) use disk pack(28,160 mem + 1,000 control)(100K ECL, etc.) use disk packPhysical Size: 1980: about 150 large boards1977: eight disk pack drivesPower Drain; 1980:1977:

ORIGINAL PAGE IS OF POOR QUALITY As a background job, the DBM controller periodically initiates an access for the purpose of reading the contents of a block and rewriting that same block with all detectable errors corrected, since errors are spontaneously created in CCD memories at a low rate during the refresh operation. It has been conjectured that these errors are caused by cosmic ray bombardment of the CCD chips, discharging the little capacitors by temporarily ionizing the oxide. The rate of periodically initiating access can rationally be determined only after getting the vendor's specification on the number of refreshes per error. Preliminary Fairchild data, if it continues to be true, indicates that one should scrub through the entire DBM every seven minutes, or that this background task should occur at one eighth the normal bandwidth of the DBM. Therefore, this background access is initiated every 6.55 ms. Only one error-scrubbing access will be pending at a time, even if the delay in starting exceeds 6.55 ms. They are not queued.

The DBM has a number of channels into the file system of the host. The number is to be determined by simulation. Initial estimates are that two channels provide more channel capacity than needed for the aerodynamic flow models. At least two are needed for reasons of reliability. Two are assumed for the baseline system design.

No buffering is needed on the EM side beyond the one-word buffers in each EM module. The CU will guarantee the acceptance by the EM of a word coming from DBM is less than 400 ns. Likewise, when transferring from EM to DBM, the EM module has its one-word buffer loaded nominally 800 ns or more ahead of the DBM requirement, and this time will not slip by more than 400 ns from interference with array transfers. DBM-EM transfers have priority in the EM controls. However, there is little interference with CU-initiated EM transfers. For example, when transferring from EM to DBM, one EM cycle loads 521 of the per-EM-module one-word buffers, and then waits for 208 microseconds before another EM cycle is required for the DBM transfer path.

A design decision, to be made with the aid of simulation in phase II, is whether the LOADEM and STOREM instructions should be limited to 512 words per execution, or whether they should transfer 512 x N words at a time. The description given above is concordant with a design in which LOADEM and STOREM are 512-word instructions, which are the only use made of LOADEM and STOREM in the FORTRAN compiler described in Chapter Three. In Chapter Six the implications of this choice are discussed at further length.

Use of DBM is as a staging area for jobs going into the FMP or coming out of the FMP. The hardware design also permits its use as a source for overlaying data and program into the FMP. It is possible to transfer less than a full block, but not to start any place other than the beginning of the block. A decision to make heavy use of the overlay capability would result in reevaluating the transfer rate between EM and DBM.

### 2.5 INSTRUCTION SET AND INSTRUCTION TIMING

This section lists the instruction set together with a list of numbers giving the execution times of each.

# 2.5.1 Tables

There are three tables. Table 2-10 contains the instructions and timing for the processor, of which there are 512. Table 2-11 contains instructions and timing for the control unit of the baseline system. Since no scalar unit is required for the aerodynamic equations, scalar unit timings are not specifiable on the basis of any known application. Rather arbitrarily, the floating-point instructions of table 2-12 are given the same timing as their processor counterparts. These instructions belong to the option for processing floating-point scalars in the control unit.

Instruction formats are easy to specify, and have been postponed until more difficult issues are resolved. See section 6.5.

# 2.5.2 Instruction Execution Timing

For the processor instructions there are three separate functional units involved. Each instruction has a starting time in each of the three units and an ending time or does not use that unit. The time of execution of each instruction is dependent on its time of occupancy (if any) in each of the independent execution units, namely: integer unit, floating point unit, and memory controls. The timing is described most easily with respect to the instruction fetching process, which determines the starting time of each successive instruction. A fourth function unit, to allow EM fetches and stores to transpire in parallel with other processing, is under consideration, but has not been included in this description. Entries in the table have the following significance:


"No. of clock periods" is the number of clocks from when the instruction normally issues to a functional unit, to the termination of the instruction. The instruction will always have been decoded from out of the staging register for at least one clock prior to this.

"Unit busy" is of the form n-m, where n is the number of the latest clock that previous instruction is allowed to occupy this unit, and m is the last clock that this current instruction occupies this unit.

Some instructions merely stop the instruction fetching process for a while, until the control unit restarts it. The clock times given for these instructions represent the time from first decoding such an instruction in the staging register, until the start of decoding of the next instruction, under the most favorable circumstances. These instructions are in tables 2-10 and 2-11, and are WAIT, STOP, and HELP.

## 2.5.3 Instruction Fetch Timing

Timing of the instruction fetching mechanisms can be seen with respect to Figure 2-13. The next instruction is being held in a staging register. Out of the staging register is decoded the start times required for the functional units if this instruction were to start at this clock, and the time it will occupy the holding register. Out of the integer, the floating point, and the



TO DECODING


Figure 2-13. Instruction Fetching Mechanism

memory control functional unit is decoded the ending time associated with the currently executing instruction. The "scoreboard" compares all six times. When all four comparisons say the next instruction will not interfere with current instructions, the instruction is transferred from the staging register to the one or more functional unit instruction registers. If delayed starts in other functional units are part of this instruction, the instruction is passed to the holding register to free the staging register for the next instruction.

The program counter always points to the next word in memory after the staging register contents. Thus, normally the PPM will be holding the next instruction word statically at its output lines. Only when the staging register is unloaded in less than three clocks (the PPM cycle) will the next word not appear.

A complexity is the existence of half-word and full-word instructions. Empty halves of half-word instructions carry the first half of the next instruction, so full-word instructions may only have their first half present in the staging register. The first half is sufficient to determine the timing. However, the second half will contain any memory addresses, so when a fetch from memory is involved, the second half must also be fetched before the memory part of the operation can start.

In the baseline system, those instructions which contain a memory address (either for data or as a branch address), or a literal, are full-word 48-bit instructions. Others are 24 bits.



•

-

,

Jumps take an extra three clocks before the first instruction on the path branched-to can be started.

### 2.5.4 Example

For an example of how this works, take the sequence of instructions:

- 1. FETCH from memory to integer register
- 2. IADD reg. to reg.
- 3. FETCH from memory to floating point register
- 4. ADD from memory (indexed by integer reg.) to fl. pt. reg.
- 5. ADD from mem. (indexed by integer reg.) to fl. pt. reg.
- 6. MUL from fl. pt. reg. to fl. pt. reg.
- 7. IADD int. reg. to reg.
- 8. IADD int. reg. to reg.
- 9. STORE from fl. pt. reg. to mem. (indexed by int. reg.)

Figure 12-14 shows the timing diagram for this sequence, according to the previous instructions. The instructions are given by number in Figure 12-13. Each clock is 40 ns.

The entire sequence of nine instructions takes 36 clocks, or 1,440 ns. The sum of the "no. of clocks" column in the timing table, for these same instructions is 40 clocks. Overlap between functional units gained little in this example. It is expected to gain more in examples which have a higher emphisis on computing addresses in the integer unit. In this present example, the timing would have come out the same if the holding register had not been there, if loading of the staging register were merely delayed. Simulation may tell us that the holding register gains nothing; that only the staging register is needed. Simulation during phase II will attempt to evaluate the gain given by the complexities here described. The final instruction fetching machinery will be the result of a tradeoff between simplicity and throughput.

## 2.5.5 <u>Control Unit Timing</u>

In the absence of a completely detailed design of the control unit, the internal structure and overlapping capabilities cannot be visualized with certainty. No overlap mechanism in the control unit is described in the table except for memory. Since there are four semi-independent instruction execution units, these times are pessimistic indeed. However, for aerodynamic flow problems used as benchmarks, the pessimistic assumption is expected not to matter. For aero flow problems, the interfering CU action will be address calculations, which will be a solid swatch of instructions all for the integer unit. Thus, we postpone designing the overlap and look-ahead capabilities within the CU until simulation in phase II tells us how much design effort we should spend on them.

It is assumed that memory fetches and stores will be overlapped. Fetches can be initiated before the previous instruction is started. Fetch and store are three clocks each. The fetch of the next instruction must follow the store of this one, when fetch follows store in the instruction sequence.

The diagnostic controller is not used during normal program running. It is used only for diagnostics and for system initialization when power first comes on, or for reinitializing the FMP system software.

Instruction fetching in the CU is overlapped with instruction execution, but is out of the same CUM that holds the CU data. The instruction execution unit will look ahead by an amount yet to be determined. The scalar processor is here implemented by adding floating-point capability to the control unit and the entire repertoire of floating point processor type instructions is added to the control unit instruction set. See the discussion on "Scalar Processor", in Chapter 6. These instructions are:

ADD, SUB, MUL, DIV, MAD, SSQ, ADDD, MULD, LT, LE, GT, GE, NEG, EQ, NE, INFL, FIX, FLOAT, INFZ, SETFL, SETZ, PAK2, ABS, UPF, and PENO (which yields either "0" or "512", to be determined)

A scalar capability resident in the control unit may require a faster control unit than the one described in the accompanying timing tables. The degree of speedup of the design required is a matter to be determined by simulation. Parallel operation of semi-autonomous units (as seen in the processor) is one of the ploys used to achieve increased speed, together with fast multiply algorithms and other logic speedups. A method of achieving faster CU memory operation also may be required. Several memory modules, either interlaced or dedicated to concurrent and overlappable functions, could be included in such a design. The times shown here ignore these additional design options, since they will not be needed for aero flow benchmarks.

# 2.5.6 Corresponding Times in Synchronizing Instructions

An additional detail is the relative timing of instructions that must be synchronized between CU and processors. For these instructions, execution will proceed when all enabled processors and the CU have reached the instruction. For each instruction there is a "CU lead time",  $T_L$ . The timing rules are as follows: The "go" pulse is emitted from the control unit a time  $T_C$  after the start of the instruction, if the "All processors ready" signal does not delay it. The "go" pulse is effective at the processors no sooner than a time  $T_p$  after the start of the instruction in the processor. Thus, if both CU and processor arrive at this instruction at the correct time that both can execute it in the minimum time, there will be an offset of  $(T_p - T_c)$  clocks between these two initiations. For various cooperating pairs of synchronizing instructions, Table 2-13 gives  $T_L$  (= $T_p - T_c$ ).

Table 2-13 contains three columns. Column 1 is the CU name of the instruction. Column 2 is the processor name of the matching instruction. Column 3 is the CU lead time  $T_L$ . Negative  $T_L$  means that the CU can arrive at the instruction  $-T_L$  clocks after the last processor without delaying the time of the instruction past its last-processor start time.  $T_L$  values tend to be negative because the "same" clock pulse at the CU and the processors is actually about 60 ns sooner at the CU. That is,  $T_L=0$  implies that the CU is 60 ns ahead of the processor.

## 2.5.7 Exceptional Cases

Within the processor, all fault cases result in an interrupt to system software that is resident in the processor. It is possible to handle some interrupts without interrupting the CU. Floatingpoint out-of-range detection does not cause interrupts, but results in setting the floating-point variables into "infinity" or "infinitesimal". Any integer overflow causes an interrupt, on the theory that most integer operations are address calculations and overflow represents a faulty address. Attempting to insert a number outside the range  $\pm 2^{15}$ -1 into a 16-bit integer register causes an integer interrupt; likewise executing a FIXD (doublelength integer) on a number outside the range  $\pm 2^{31}$ -1 results in interrupt. Any detection of error in the error-detectioncorrection logic results in processor interrupt. When the error is correctible, the interrupt merely logs its occurrence and returns to user processing.

# TABLE 2-10 PROCESSOR INSTRUCTIONS

	Description	No. Clock Periods		nit Busy Flt'g Point	Mem	Instr. Length
ADD, SUB*	Floating point add/subtract. Result to fl. pt. reg.					
	Case 1. Reg. + Reg. to Reg. Case 2. Reg. + Lit. to Reg. Case 3. Reg. + Mem. to Reg.	6 6 9	0-1	0-6 0-6 3-9	0-3	24 48 48
MUL*	Floating point multiply Case 1. Reg. x Reg. to Reg. Case 2. Reg. x Lit. to Reg. Case 3. Reg. x Mem. to Reg.	9 9 12	0-1	0-9 0-9 3-12	0-3	24 48 48
DIV*	Floating point divide Case 1. Reg./Reg. Case 2. Reg./Lit. to Reg. Case 3. Reg./Mem. to Reg.	44 44 47	0-1	0-44 0-44 3-47		24 48 48
DIVR	Same as DIV except the second operand is divided by the lst. Case 1. 2d operand in reg. not implement Case 2. Lit./Reg. to Reg. Case 3. Mem./Reg. to Reg.	ted 44 47	0-1	0-44 3-47	0-3	48 48
. MAD	Floating point add product of two operand to third operand. Result to same regis- ter in which third operand was found. Case 1. Reg. x Reg. + Reg. to Reg. Case 2. Reg. x Lit. + Reg. to Reg. Case 3. Reg. x Mem. + Reg. to Reg.		0-1	0-11 0-11 3-14		24 48
SSQ	Floating point sum of squares Case 1. Reg. <sup>2</sup> + Reg. <sup>2</sup> to Reg. Case 2. Mem. <sup>2</sup> + Reg. <sup>2</sup> to Reg.	21 24	0-1	0-21 3-24		24 48
ADDD, SUBD	Floating point sum (or difference) of two registers is kept in double length form and kept in two successive fl. pt. reg. The exponents of the two results differ by at least 38.	13		0-13		24
MULD	Floating point multiply, with the full double length result put into two suc- cessive fl. pt. registers in the form of two normalized flt. pt. words with an exponent different of 36 or more. Inputs are from registers	17		0-1.7		24
	TIPULD ALE TIME TEYTOLELD	T 1		0-11		27

\*If non-rounding versions of these instructions are supplied, the nexecution times will not differ from those given for the rounding version.

	Description	No. Clock Periods	F	t Busy lt'g oint	Mem	; Instr. Length
FLIT	Transfer the 32-bit literal to the leading 32 bits of the fl. pt. reg.	2		02		, : 48
IADD, ISUB	Integer add and subtract. Both input operands are from integer registers, result goes to a third register. One input may be litera. Case 1. Reg. $\pm$ Reg. or literal	1	0-1			24
	Case 2. Reg. ± memory	4	0→4		0-3	(48 if lit.) 24
· IADM, ISBM	Same as IADD, ISUB, except the first operand and result are double-length (from concatenation of int. reg. with next it. reg.) Case 1. 2d operand int. reg.	2	0-2			
	Case 2. 2d operand lit. Case 3. 2d operand from mem.(16 bits)	2 5	0-2 0-5	2-3	0-3	48 48
IADDD, ISBD	Double-length integer add, oneoperand in two successive registers, second from two successive integer register, result to two successive integer registers	0	0-4			24
IADDD, ISBD	Second (32-bit) operand from memory	5	0-5	_	0-3	<b>4</b> 8
IMUL	Integer multiply Case l reg. x reg. or literal	9	0 <del>-9</del>			24 (48 if lit)
	Case 2 reg. x memory	12	0-12		0-3	48
IDIV <sup>,</sup>	Integer divide. Register or literal divided by register, result to register Case l reg./reg. or literal	16	0-16			24
	Case 2 reg./memory	19	0–19		0-3	(48 if lit)
IMLD	Multiply double-length integer in two successive registers by single-length integer, result to two successive registers	17	0-17			24 (48 if lit)
IDVD	Divide double length integer in one pair register by single length integer. Result to single-length register		0-32			: 24

		Description	No. Clock Periods		nit Busy Flt'g Point	Mem	Instr. Length
•	ID521	Divide double length integer in register by 521, leave result in double-length register	13	0-13	3		24
	IMÖD	Saved remainder instead of quotient from IDIV	16	0-10	5		24 (48 if lit)
	ILIT	Transfer 16-bit literal to int.reg.	1	0-1			48
	ILITT	Transfer 32-bit literal to double-2 length integer register formed by the con catenation of two single-length int. reg		0-2			48
	IALIT	Add the 32-bit literal to the designated double-length int. reg.	2	0-2			48
•	SB	Set least significant bit of integer equal to the result of the proceding tes (excecuted prior to the actual jump)	t 1	0-1			24
	IADD1,ISUB1	Add (Subtract) 1 from content of int, reg.	, 1	0-1			24
	IMDD	Same as IDVD, except result is remainder not quotient	32	0-3	2		24
×	ILT, ILE, IGT IGE, IEQ, INE	Test first integer register against second int. reg., if true, branch to location in branch address field.	2		0-2		48
		If fall thru: If branch,	2 4	0-2 0-4			48 48
	SHF	Shift index register right end-around by the number of places found in second	2	0-2			24
		register		0-2			
	LT, LE, GT, GE, EQ, NE	Test operand in first fl. pt. register for compliance with condition with expressed condition with request to 2nd reg. new PCR address in address field		2-4	0-2 0-4		48 fall-thru if jump
	TIX	Test integer in one register against integer in second register, increment by content of third reg. Single length only		0-2 0-4			48 fall-thru if jump
	AND, OR	Logic combination of one integer register with another, result to a third	r 1	0-1			24

.

	Description	No. Clock Period		it Busy Flt'g Point I	Instr. Mem Length
NOT	Complement of one integer register, result to a second	1	0-1		24,
BIT	If Nth bit of integer register is ONE, for through, else jump to address contained second index register. N is in register literal	in 4	0-2 0-4	2-4	24 (48 if lit) fall-thru if jump
JUMP	Set program counter to value found in reg	<b>j.</b> 2	0-2	1-2	24
CALL .	Subroutine entry. Involves automatic has ling of stack of return information, and parameter passing	t		termined y clocks	
RETURN	Subroutine return. Stack cut-back			termined y clocks	
INFY	Test fl. pt. reg for equal to infinity	2		0-2	24 if fall-thr
		4	2-4	0-4	if jump
INFL	Test Fl. pt. reg. for infinitesimal	2		0-2	24 fall-thru
		4	2-4	0-4	if jump
POP	Execute stack action of RETURN, but do not change program counter setting	t	cobec	letermine	ā 48 <sup>°</sup>
TOS	Set stack pointer to new value, value for in register	und 1	0-1		24
FIX	Convert operand found in fl. pt. reg to integer. Result to integer register.	4	3-4	0-4	24-
FLOAT	Current operand in int. reg. to floating result to fl. pt. reg.	<b>4</b>	0-4	1-4	<u>}</u> 24
FIXD	Convert operand found in fl. pt. register to integer, result to two successive integer registers	c 5	3-5	0-5	24
INFZ	Convert operand in fl. pt. reg. to zero infinitesimal	if 1		0-1	24
SETFL	Set infintesimal control bit. Underflow will thereafter create infinitesimals	. 1		0-1	24

	Description	No. Clock Periods		nit Busy Flt'g Point	Mem	Instr. Length
SETZ	Reset infinitesimal control but, U'flow will thereafter create zeroes	1		0-1		24
PAK2	Take two floating point registers, round the value found in each to 24 bits length concatenate the result, store in memory. The original operands are saved as long as the third register is distinct	n, 9	6–7	0~6	6–9	48
PAKI	Take two integer registers, move one to f first half, and the other to the second half of a 48-bit word which is then stored in memory	the 2	0-2	1-4	1-4	48
PAKID	Same, except that two pairs of integer reisters hold 32-bit integers each, which a truncated (off left end) to 24 bit integer before packing	are	0-4	2-7	4-7	; 48×
PAKI3	Pack three 16-bit integer registers in a single word which is then stored to memor		05	28	5-8	48
UPI	Move the two 24-bit halves of a word fetched from memory to the pairs of regis ters indicated by the two integer reg. addresses	s 5	3-5	2-4	0-3	48
UPI3	Move the three 16-bit fields of a word fetched from memory to the three int. registers addressed. Like PAKI3, may be used to keep an index value, its increment and its limit packed into a single memory word	nt	3-6	25	0-3	48
UPF	Move the 24-bit havles of a word fetched from memory to the leading 24 bits of the two fl. pt. registers addressed, with zer fill	e	0-1	2–5	0-3	48
BDCST	Broadcast. Receive byte serial word from the CU and insert it into the processor. Timing varies with the destination. Case 1. Fl. Pt. register Case 2. Single Int. register Case 3. Double (pair of) Int. reg. Case 4. PEM	n 7 8 9 9	7–8 7–9 7–9	4-7	6–9	24 24 24 48
HVST	"Unbroadcast", send word to the control unit. From fl. pt. register only.	7		4-7		24

	Description	No. Clock Period		nit Busy Flt'g Point	Mem	Instr. Length
FEICH	Move literal or register to register Case 1. Literal or fl. pt. reg. to fl. pt.	1		0-1		24 (48 if lit)
	Case 2. Literal or int. reg. to int. reg.	1	0-1			24 (48 if lit)
	Case 3. Lit. to fl. pt. or vice versa Case 4. Memory to fl. pt. reg. Case 5. Memory to int. reg. All integers above are 16-bit integers. For fetching to pairs of integer registe fetching double-length integers, times are:	1 3 3	0-1 0-1 0-3	0-1 2-3	0-3 0-3	24 48
	Case 6. Flt. pt. to double integer reg's or vice versal Case 7. Double int. to double int. Case 8. Memory to double int.	2 2 4	0-2 0-2 0-4		0-3	24 24 48
STORE	Store from source to PDM Case 1. Fl. pt. to memory Case 2. 16-bit integer to memory Case 3. Double length (32-bit) int. to	3 4 mem 5	0-1 0-1 0-2	1-4	0-3 1-4 2-5	48
WAIT ,	Cease operations until CU emits "go". Takes one clock (at the instruction fetc unit), before transmitting the "I got here" signal. Takes three clocks for "I got here" to echo back from the CU as a new setting for the program counter, tak 5 clocks after that for the first instru- tion to get decoded. Takes only 4 clock if PCR not changed.	ies Ic- is 9				24
, STOP	Same as WAIT plus reset "enable". The 9 clocks include the time to restart the program after starting but do not includ any new setting of the program counter.	(		L PAGE R QUALI		24
HELP	Same as STOP, plus sends interrupt to CU	r 9				24
PNO	Read processor no. from backplane into integer register If processor is above the swithced-out spare, add 1 to the number.	1 2	0-1 0-2			24 , 24

In all of the following TN instructions, an option is that the execution may be conditional on an additional integer register's last bit. Thus, participation of a given processor in a LOADEM or STOREM need not use the much slower mechanism of executing STOP followed by a subsequent turn on.

		No. Clock		nit Busy Flt'g	<b>NF</b>	Instr.
	Description	Periods	Int	Point	Mem	Length
LOADEM	Fetch 1 word from EM, address in pair of int. registers, to fl. pt. register. After first clock, test "ready" line from CU before continuing to count clock	s 13	0-1:	3 12-1	3	24
LOADEMM	Fetch N words from EM address in pair of int. registers, to PEM. test "CU ready" line as above. Memory cycles N times. Memory address found in int. reg. not in instruction (Note 1).	13+ 4N (Note ]	01: .)	3	13 13+ 4N	24
STOREM	Store 1 word from fl. pt. register to EM EM address in double int. register.	5	0-2	1–5		24
STOREMM	Store N words from PEM to EM. PEM addre is in integer register (Note 1)	ss 5+4N		5-5+ 4n		
SHIFTN	Transmit one word from fl. pt. register out onto TN after testing "CU ready" line. After transmission, test for a new turn-on of "CU ready", and receive from the line. The time given includes the 4 clocks the PE waits while the CU sets the TN to a new setting.	12		0-12		24
EMNO	Read EM module number into the processor Wait for "CU ready", then transmit to in register. Delays through the wire of th PE-to-CU-to-EM-to-PE path are included	t.	7-8	6-7		24
OFF	Test bit of int. reg., if ZERO, halt and reset "enable" bit	2	0-1			24
ABS	Make sign bit of fl. pt reg. positive. Case 1. Operand in fl. pt. reg. Case 2. Operand from memory	1 3.	0-1	0-1 2-3	0-3	24 48
NEG	Change sign of fl. pt. reg.	1		0-1		24

Note 1: These EM instructions, with a streaming of N words per instruction are included to assist in evaluating the tradeoff between allowing such an N-word streaming of data, and restricting the EM instructions to 1 word each. A number of advantages accrue to the limitation to N=1. All of these instructions are implemented, but, in the baseline design here presented we have limited the machine to N=1. A design option exists to implement other N up to some large limit. See Chapter Six.

CONTROL UNIT INSTRUCTIONS						
	Description	No. CU Clocks	Memory	ا Instr . Length		
CADD, CSUB	Add, subtract integers within the CU (32 bits) Case l. Literal or reg. to reg.	l		24		
	Case 2. Memory to register	1	Fetch	(48 if lit 48		
CDV521	Integer div. of register by 521, result to a second register	9.		24		
CMD521.	Similar to CDV521 except that original number MOD 521 is left in a third regis- ter.	10		24		
CDVMD521	Produces both quotient and remainder for 521	11		24		
CMD512	Save last 9 bits of one reg. in second reg.	1		24		
CDV512	Shift right 9 places end-off into 2nd reg.	1		24		
CMUL	Multiply two operands together Case 1. Literal or reg. by reg.	3+5N		24 (48 îf lit.		
·	Case 2. Memory by register N is the bit position of the most signi- ficant ONE in the multiplier. Thus, mul- tiplying by small positive integers is fast.	3+2n	Fetch	48		
CDIV	Divide register by register or literal	5+N		24 (48 if lit.		
	Divide register by memory A preliminary shift, controlled by the number of leading zeroes in divisor and dividend, produces all or all but one of the zeroes in the quotient before the N successive subtractions.	5+N	Fetch	48		
CMOD	Save remainder from CDIV Case 1. Divisor from register Case 2. Divisor from memory	6+N 6+N	Fetch	24 48		
INT	Test bit n of interrupt register, reset it	10		24		
MASK	Set/reset nth bit of mask register	10		24		

•

	TABLE 2-11 (CONT.)			
	Description	No. CU Clocks	Memory	Instr. Length
CIAD1, CISB1	Add (subtract) from register	1		24
CSHFD	Shift reg. by the shift distance (literal, or found in 2d reg.) end-off	1	24	
COUR	Shift end-around			
CSHF		1	24	
CSHFN	Shift numeric. If a right shift, fill the left with copies of the sign bit. If left, the shifted-off bits must all equal the retained sign bit, or integer overflow is declared.	3	24	
		5	24	
TIOM	Transmit content of two or three registers to DBM-EM controller	2	Fetch	24
CFCH	Fetch from CU memory to register	1	Fetch	48
CSTR	Store to CUM from register	1	Store	48
CTIX	Text index in register, and increment Case 1. Fall-through Case 2. Jump	3 7	24	
TIOH	Read or write 2 words into 48-bit host- readable register, interrupt host	2	24	
CGT, CGE CLS, CLE CEQ, CNE	Test register against register Case 1. Fall-through Case 2. Jump	3 8	24	
CCALL	Enter subroutine, ignore processors	20	24	
CCALLS	Enter subroutine, synch	23	24	
CRET	Return from subroutine, ignore processors	30	24	
CRETS	Return from subroutine, synch	33	24	
UBSCST	Unconditionally force the processor to accept a stream of N words for PEM or PEPM with starting address in CU register	6+4N	Fetch during inst.	48
UBDCSTE	Same except only enabled processors are loaded	6+4N	Fetches	48

	TABLE 2-11 (cont.)			
	Description	No. CU Clocks	s Memory	Instr. Length
USETP	Unconditionally force the content of CUM into designated processor register. CUM address is in instruction stream with index option	4	Fetch	48
USETPO	Same, plus turn on "enable" bit of the proce	essor	4	Fetch
CHALTP	Halt PE's at end of next PE instruction, Wait for all PE's to finish. Can restart	4		24
CSTOPP	Stop processors in second clock of this in- struction. Cannot restart processors, un- til reinitialized	3		. 24
LOADCU	Fetch to CUM from EM via TN. EM address in CU register is DIV 521 to make address-within-module, and MOD 521 to form module no. (which sets the barrel part of the TN). The DIV and MOD are computationally expensive, therefore, we stream N words. (Note 1)	26+ 4N (Note )	Series of 1) Stores	48
STORCU	Store from CUM to EM. Address calcula- tion like LOADCU. N words (Note 1)	26+ 4N (note )	Series of 1) Fetches	48
LOADRCU	Same as LOADCU except the destination is the register, rather than memory pointed to by the register	23		, 48
- STORRCU	Same as STORCU except the data is taken from the reg. rather than memory	23		48
CFETCH	Fetch from CUM to address indexable by register	1	Fetch	48
CSTORE	Store to CUM from register	· 1	Store	48
CJUMP	Change PCR setting	1		24
LOADEM	Set TN to settings found in register (ROM for log <sub>3</sub> (skip-distance) is in hardware). Send "CU ready" bit to processor. When "all processors ready" comes back, send N success "read" commands to EM at 4 clock spacing. (See Note 1) Includes TN setting for broadcasting to all processors for one EM module.		ORIGINAL PAGE IS OF POOR QUALITY	24
STOREM	Same, except "write" command sent to EM.	8		24
				2-62

TABLE 2-11 (cont.) No. CU Instr. Description Clocks Memory Length SHIFIN Set TN setting and send "CU ready". When "all processors ready" comes back, wait 1 clock, set TN to 2d setting, ٠ and send "go". 8 24 Set TN setting and send "CU ready". When EMNO "all processors ready" comes back, send "read module no." to EM and "go" to processor, appropriately timed. 6 24 CGTS, CGES, Perform indicated test and wait for "all CLSS, CLES, processors ready". Then send command to CEQS, CNES processors to load PCR to either first or second address depending on the test result. Also branch in CU if test succeeds. 6 24 . CTIXS Test index against liiit and wait for "all processors ready". Then jam CILIT 16-bit literal to int. req. 1 24 CLITT Transfer 32-bit literal to CU. reg. 2 48 CALIT Add 32-bit literal to CU reg. 2 48 SETIN Set IN controls. No synchronization or 24 4 processor interaction occurs Wait till "all processors ready". If LCOP any are enabled issue "go". If none are enabled, jam processor PCR to new setting found in address field. Used for synchronized execution of loops whose loop control is in a processor variable, and may be data dependent per processor. 2 24 SYNCH Wait for "all processors ready". Issue "qo" 2 24

TABLE 2-11 (cont.)

	TABLE Z'II (CONC.)			
,	Description	No. CU Clocks	Memory	Instr. Length
BDCST	Wait for "all processors ready", then trans- mit byte-serial word and "go". Case 1. Word comes from CU register Case 2. Word comes from CUM	- 5 5	24 Fetch	· 48
HVST	Wait for "all processors ready" then trans- mit "go", receive 48-bit word (If PE is transmitting an integer, later bytes may be empty except for the check bits)	9	24	
CAND, COR	Logic combination of two CU words, result to register. Case 1. Both operands in registers or lit. Case 2. One operand from CUM	2.2	24 Fetch	48
CNOT	Bit complement of CU register	2	24	
CIMP	A and not B. Logic Case 1. Both operands register or literal Case 2. One operand from CUM	2 2	24 Fetch	48
MOVE	Register-to-register move	1	24	
CBIT, CBITS	Jump if any bit of register, ANDed with 2nd register or literal is ON	6	24	,

Note 1: These EM instructions, with a streaming of N words per instruction are included to assist in evaluating the tradeoff between allowing such an N-word streaming of data, and restricting the EM instructions to 1 word each. A number of advantages accure to the limitation to N=1. All of these instructions are implemented, but, in the baseline design here presented we have limited the machine to N=1. A design option exists to implement other N up to some large limit. See Chapter Six.

## TABLE 2-12 FLOATING POINT SCALAR INSTRUCTIONS

	Description	Clocks	Memory	Instr. Length
ADD, SUB	Case 1. Reg. or lit. + reg. to reg. Case 2. Reg. + mem. to reg.	6 6	Fetch	24 (48 if lit.) 48
MUL	Case l. Reg. x reg. or lit. to reg. Case 2. Reg. x mem. to reg.	9 9	Fetch	24 (48 if lit.) 48
DIV .	Case 1. Reg. or reg./lit to reg. Case 2. Reg./mem. to reg.	44 44	Fetch	24 (48 if lit.) 48
DIVR	same as DIV with operands reversed, Case 2 only.	44	Fetch	\ 48
MAD	Case 1. Reg. x reg. or lit. + reg. to reg.	11		24 (48 if lit)
SSQ -	Case 1. Reg. <sup>2</sup> + Reg. <sup>2</sup> to reg. Case 2. Mem. <sup>2</sup> + reg. <sup>2</sup> to reg.	21 21	Fetch	24 48
ADDD	Floating point double length addition	13		24
MULD	Floating point double length multiply capability (single length inputs)	17		24
LT, LE, GT, GE, EQ, NE, INFY, INFL	Tests on floating point registers	2 4		48 if fall thru if jump
FIX, FLOAT	·Convert data type	4		24
INFX	Convert infinitesimal to zero	1	24	
SETFL, SETZ	Set response to underflow to infintesime or zero	1 1		24
PAK2	Pack two truncated fl. pt. words in mem- word.	6	Store	48
UPF	Unpack two truncated fl. pt. words	2	Fetch	48
PENO	Load CU register with predetermined lit. Supplied only to permit symmetry with processors' code stream.	1	24	
ABS	Take absolute value, Case 1./ reg./ Case 2./mem./	1 1	Fetch	24 48
NEG	Change Sign	1		24

## TABLE 2-13

#### OFFSET TIMES OF PROCESSOR-CU SYNCHRONIZED INSTRUCTIONS

.

CU INSTRUCTION OR ACTION	PROCESSOR INSTRUCTION	$\mathbf{T}_{\mathbf{L}}$
Interrupt	HELP	-3
LOADEM	LOADEM	1
STOREM	STOREM	1
SHIFTN	SHIFTN	3
EMNO	EMNO	1
BDCAST	BDCAST	-3
HVST	HVST	-3
SYNC	WAIT	-3
CGTS, OGES, CLSS	WAIT	-3
CLES, CEQS, CNES,		
CTIXS, CJUMPS		
CBITS		
CCALLS	STOP or WAIT	-3
CRETS	STOP or WAIT	-3
LOOP	WAIT	-3

Ref. 1. Burroughs Corporation, "Final Report, Numerical Aerodynamic Simulation Facility, Preliminary Study", Dec. 1977.

## CHAPTER 3

#### SOFTWARE ISSUES

#### 3.1 EXTENDED FORTRAN FOR THE FMP

#### 3.1.1 INTRODUCTION

This chapter describes the extensions and restrictions on the FMP FORTRAN language and compiler at the functional level. The overall functional view of this piece of software is stated below, and is sketched in Figure 3-1.

1. NSS FORTRAN will be as compatible with ANSI FORTRAN (X3J3/90) and B7800 FORTRAN as the architecture permits. Differences from these standards will be indicated in this document and in detail in the later detailed design specification.

2. The compilation process will be performed on the B7800 front end and will produce code to be executed on the FMP system.

3. FMP FORTRAN will have array operations designed to allow the explicit expression of parallel operations available with the architecture.

4. The compiler will be designed in a modular fashion with an internal representation between components which is identical so that addition modules can be added if desired. The components as envisioned at this time are:

- a. A parser
- b. A preliminary optimizer which performs standard serial optimization techniques.
- c. A secondary optimizer which may reorder code to obtain maximum overlap of functional units.




Figure 3-1. FMP Compiler Components

- d. A code generator
- e. A source regenerator which will regenerate serial FORTRAN as a method of enhancing portability and providing the user with a programming tool during the early phases of using the machine.

3.1.2 Functional Objectives of Language Development

In the development of the FMP language and the FMP compiler the following goals were set which are listed below:

- Allow the user to access features of the machine in a simple straight forward manner.
- Add a small number of extensions which are general in nature rather than a host of specific cases.
- As much as is possible keep both the syntax and semantics of the extensions isolated from those employed in serial FORTRAN constructs.
- Provide easily understood and recognizable constructs which yields programs which the user can understand and recognize without translation back to serial constructs.

3.1.3 Major Extensions to FORTRAN

There are only two primary extensions to the ANSI FORTRAN. All other additions and restrictions to the language follow from these primary extensions. The two consist of a modification to the normal set of non-executable specification statements and the addition of a parallel construct.

ORIGINAL PAGE IS OF POOR QUALITY The modifications in the specification statements are made to allow the user to control the memory allocation to maximize efficient utilization of the machine. These memory resident specifications allow the user to explicity control the allocation of his data among the Control Unit Memory (CUM), the Extended Memory (EM), and Processor Memory (PM). The second construct is a parallel construct put in the language to aid the user in obtaining a simple way in which to express the parallel aspects of his problem. With both constructs equivalences can be made to ANSI FORTRAN so that a serial FORTRAN can be regenerated.

#### 3.1.4 Specification Statements

The modifications to FORTRAN will permit the following specifications:

- 1. DIMENSION
- 2. EXTENDED
- 3. LOCAL
- 4. GLOBAL

For the present the following statements will be disallowed:

- 1. EQUIVALENCE
- 2. COMMON (Blank or named)

3.1.4.1 The DIMENSION statement retains its ANSI FORTRAN meaning: The DIMENSION statement is used to specify the sumbolic names and dimension specifications (extents) of arrays.

3.1.4.2 The EXTENDED specification statement declares that the variables specified in the statement are resident in the Extended Memory. The form of declaration is:

# EXTENDED /cb/ nlist (, /cb/ nlist)..... or EXTENDED nlist

where cb is an extended block name

<u>nlist</u> is a list of variable names or array declarators. Only one appearance of a symbolic name as a variable name or array declarator is permitted in all such a symbolic name as a variable name or array declarator is permitted in all suchlists in a program unit. The ellipses represent repetition.

This construct is similar to blank COMMON in the sense that execution of a RETURN or END statement never causes these quantities to become undefined. (See Specification FORTRAN X3J3/90 page 8-3)

3.1.4.3 The LOCAL specification statement declares that the variables specified in the statement are resident in Processor Memory. The form of the declaration is:

LOCAL /cb/ nlist (, /cb/ nlist)..... or LOCAL nlist

where cb and nlist are defined as above.

This construct is similar to named COMMON in FORTRAN in the sense that execution of a RETURN or END may cause the quantities to be undefined. Note however that execution of a RETURN or END within a subprogram will not cause entries to become undetermined in a LOCAL block that appears in the subprogram and appears in at least one other program unit that is referencing it either directly or indirectly. (See Specification FORTRAN X3J3/90 page 15-15) 3.1.4.4 The GLOBAL specification statement declares that variables specified in the statement are controlled by the Control Unit and are broadcast automatically to the Processor Memory on Program initiation or if they modified during the execution of a program. The form of the declaration is:

> GLOBAL /cb/ nlist (, /cb/ nlist)..... or GLOBAL nlist

where cb and nlist are defined as above.

3.1.5 The Parallel Construct

The executable DOALL construct is a control statement provided to permit concurrent execution of segments of a program.

The DOALL statement is used in conjunction with a terminal statement ENDDO to form together a loop called the <u>DOALL</u> loop. The form of these two statements is

DOALL,  $I=I_1$ ,  $I_2$  (,  $I_3$ ) (;  $J=J_1$ ,  $J_2$ (,  $J_3$ )) (;  $K=K_1$ ,  $K_2$ (;  $K_3$ ))

ENDDO

I is the name of an integer variable.  $I_1$ ,  $I_2$ ,  $I_3$  are each integers.

3.1.5.1 Range of a DOALL loop. The range of a DOALL loop consists of all executable statements that appear following the DOALL statement including the terminal ENDDO statement. No additional DOALL statements may occur within the range of a DOALL.

If a DO statement appears within the range of a DOALL statement it must be fully contained within the range of the DOALL statement.

If a arithmetic or logical IF statement occurs within a DOALL statement, it may not transfer control out of the range of the DOALL statement. Transfer into the range of a DOALL is prohibited.

3.1.5.2 Active and inactive DOALL-loops. A DOALL loop is either active or inactive. Initially inactive, a DOALL becomes active only when its DOALL statement is executed.

Once active, the DOALL-loop becomes inactive only when the iteration count (3.1.5.4) for each of its increment parameters becomes zero.

Execution of a FUNCTION reference or a CALL statement that appears in the range of a DOALL statement does not cause the DOALL to become inactive. Note specification of an alternative return specifier outside the range of the DOALL is disallowed.

3.1.5.3 Incrementation Parameters. Specified in the DOALL statement are at least one set of parameters which are to control the execution of the statements within the range of the DOALL loop. These are called the incrementation parameter set and there may be a total of three sets of them. Each parameter set consists of three (four) integers known as the DOALL variable, the initial parameter, the terminal parameter, and (the increment parameter). 3.1.5.4 Referencing the DOALL variable within the DOALL loop. References to the DOALL variable, I, (J) or (K) within the DOALL-loop is permitted for the following references:

- Any reference to array subscripts for arrays declared to be in Extended Memory, however, the DOALL variable may not reference outside the declared array.
- Any reference to the value of the DOALL variable within an expression of an IF statement if control is not transferred beyond the range.
- 3. The DOALL variable may be used in the evaluation of an assignment statement, however, not to form forbidden array reference.

The utilization of the DOALL variable is specifically prohibited for the following:

- Any reference to array subscripts for variables declared to be LOCAL or which appear in a DIMENSION statement either explicitly or implicitly.
- 2. The DOALL variable may not be reassigned within the range of the DOALL-loop except by the DOALL statement.
- 3. Transfer of control into the range of a DOALL-loop is prohibited.

3.1.5.5 Execution of the DOALL construct. The effect of executing a DO-ALL-loop construct is to execute all body statements, those following after the DOALL statement and preceding the ENDDO statement, in a serial fashion for those determined incrementation parameters set in the DOALL statement. The initial parameter  $M_1$ the terminal parameter  $M_2$ , and the incrementation parameter  $M_3$  are determined for each incrementation set,  $I_1$ ,  $I_2$ ,  $I_3$ . This determines the allowable values of the DOALL variables I(J and K) equal to  $N_T$ .

:

The DOALL variable I with its  $N_I$  allowed values is paired with the first allowed variable of J. Next the DOALL variable of I with its  $N_I$  allowed values is paired with the second allowed variable of J. This continues until all possible combinations occur. The total number of combinations is:

 $N_T$  for a single DOALL-loop incrementation set

 $N_{T} * N_{J}$  for a double DOALL-loop incrementation set

 $N_{\rm I}$  \*  $N_{\rm J}$  \*  $N_{\rm K}$  for a triple DOALL-loop incrementation set

Hence the body statements are executed in serial fashion for each given set of DOALL variables allowed, either I, I & J, or I, J, & K in a strictly parallel sense.

3.1.6 Subroutines & Procedures as Program Subunits (to be resolved in Phase II)

3.1.7 Other Constructs

3.1.7.1 ASSIGN Statement. The ASSIGN statement has been dropped as a possible candidate for a FMP extension. It was found that the access to Extended Memory could be handled by simple compiler algorithms through the EXTENDED declaration. It was found that in complex control structures the programmer was more likely to make mistakes and cause ARRAY bound errors than if the compiler was to perform all the necessary accessing. Some details of this will be shown in later examples. (See 3.2.2.2 discussion and Fig. 3.4).

3.1.7.2 I/O. All I/O for NSS FORTRAN must be performed on variables assigned to Extended or Control Unit Memory. If variables in Processor Memory are referenced in an I/O statement a syntactical error will result.

```
3.1.8 Examples of Constructs in FMP FORTRAN
3.1.8.1 VALID Triply Nested DOALL-Loop
     EXTENDED Q(100, 100, 100), S(100, 100, 100)
     DOALL, I = 2, 99; J = 2, 99; K = 2, 99
     RR = 1.0/Q(I, J+1, K-1)
     R_1 = Q(I+1, J, K) - Q(I-1, J, K)
     R_2 = Q(I, J, K+1) - Q(I, J, K-1)
     S(I, J, K) = RR * R_1 * R_2
     ENDDO;
     2.
         INVALID
         EXTENDED Q(100, 100, 100), S(100, 100, 100)
         DIMENSION R_1(100), R_2(100)
         DOALL, I = 2, 99; J = 2, 99; K = 2, 99
         RR = 1.0/Q(I, J+1, K-1)
         R_1(I) = Q(I+1, J, K) - Q(I-1, J, K)
         R_2(I) = Q(I, J, K+1) - Q(I, J, K-1)
         S(I, J, K) = RR * R_1(I-1) * R_2(I+1)
         ENDDO;
```

This construct is invalid because the arrays  $R_1$  and  $R_2$  declared in the DIMENSION statement are referenced by the DOALL variable I. If it is necessary to so reference the arrays  $R_1$  and  $R_2$  arrays the doubly nested DOALL construct should be used (see 3.1,8.2).

```
3. VALID
```

```
EXTENDED Q(100, 100, 100), S(100, 100, 100)
   DOALL, I = 25, 50, 2; J = 1, 99; K = 2, 100
   RR = 1.0/Q(I, J+1, K-1)
    IF (I. GT. 30) GO TO 1
    R_1 = Q(I+1, J, K) - Q(I-1, J, K)
   S(I, J, K) = RR * R_1
   GO TO 2
 1 R_1 = Q(I-1, J, K) - Q(I+1, J, K)
    S(I, J, K) = RR * R_{I}
 2 CONTINUE
    ENDDO;
4. INVALID
    EXTENDED Q(100, 100, 100), S(100, 100, 100)
   DOALL, I = 25, 50, 2; J = 1, 99; K = 2, 100
    RR = 1.0/Q(I, J+1, K-1)
    IF (I. GT. 30) GO TO 1
    R_1 = Q(I+1, J, K) - Q(I-1, J, K)
    S(1, J, K) = RR * R_1
    ENDDO;
```

1 CONTINUE

٠

This DOALL-loop construct is invalid because it transfers control out of the range of the DOALL.

5. INVALID

```
EXTENDED Q(100, 100, 100), S(100, 100, 100)
   DIMENSION R_1(100), R_2(100)
   GLOBAL JL, KL
   DOALL J=2, J_{I}; K=2, K_{L}
   R_1 (I) = 6.7
   If (J 30) GO TO 3
   If (K 30) GO TO 4
   DO 1 I = 2, 99
   RR = 1.0/Q(I, J, K)
   GO TO 5
3 RR = 1.0/Q(I, J-1, K)
   GO TO 5
4 RR = 1.0/Q(I, J, K-1)
5 R_1(I) = Q(I+1, J, K) - Q(I-1, J, K)
   R_2(I) = Q(I, J, K+1) - Q(I, J, K-1)
   S(I, J, K) = RR * R_1(I-1) * R_2(I+1)
1 CONTINUE
   ENDDO;
```

ANSI FORTRAN specifically prohibits transfer of control from outside a DO-loop to into the body statements of a DO-loop.

3.1.8.2 Doubly Nested Loops

1. VALID

```
EXTENDED Q(100, 100, 100), S(100, 100, 100)
         DIMENSION R_1(100), R_2(100)
         DOALL, J=2, 99; K=2, 99
         R_1(I) = 6.7
         DO1 I=2,99
         RR=1.0/Q(I, J+1, K-1)
         R_1(I) = Q(I+1, J, K) - Q(I-1, J, K)
         R_2(I) = Q(I, J, K+1)
         S(I, J, K) = RR * R_1(I-1) * R_2(I+1)
      1 CONTINUE
         ENDDO; This is the correct syntax for handling the
problem in Example 2. (3.1.8.1)
     2.
         VALID
         EXTENDED Q(100, 100, 100), S(100, 100, 100)
         DIMENSION R_1(100), R_2(100)
         GLOBAL JI, KI
         DOALL, J=2, J_L; K=2, K_L
         R_1(I) = 6.7
         DO 1 I = 2, 99
         If (J.GT.30) GO TO 3
         If (K.LT.30) GO TO 4
         RR=1.0/Q(I, J, K)
         GO TO 5
      3 RR=1.0/Q(J, J-1, K)
         GO TO 5
```

```
4 RR 1.0/Q(I, J, K-1)
5 R<sub>1</sub>(I) = Q(I+1, J, K) - Q(I-1, J, K)
R<sub>2</sub>(I) = Q(I, J, K+1) - Q(I, J, K-1)
S(I, J, K) = RR * R<sub>1</sub>(I-1) * R<sub>2</sub>(I+1)
1 CONTINUE
ENDDO;
```

3.1.8.3 Use of the LOCAL Construct

```
1. VALID
    EXTENDED Q(100, 100, 100), S(100, 100, 100)
    LOCAL R1(100, R2(100), ·CONST
   GLOBAL JL, JK)
    DOALL, J=1,JL; K=1,KL
    R(1) = 6.0
    R(100) = 10.0
   DO 1 I = 2, 99
    RR=1.0/Q(I, J, K)
    R_1(I) = Q(I+1, J, K) - Q(I-1, J, K)
    R_2(I) = Q(I, J, K+1) - Q(I, J, K-1)
   CALL TEST (I)
    S(I, J, K) = RR * R(I-1) * R_2(I+1) * CONST
 1 CONTINUE
    ENDDO;
    SUBROUTINE TEST(I)
   LOCAL R1(100), R2(100), CONST
    IF (Rl(I). GT. R2(I)) CONST=Rl(I)
    RETURN
   END
```

· .

```
EXTENDED Q(100, 100, 100), S(100, 100, 100)

LOCAL R<sub>1</sub>(100), R<sub>2</sub>(100)

GLOBAL JL, JK

DOALL, J=1,JL; K=1,KL

R(1) = 6.0

R(100) = 10.0

DO 1 I = 2, 99

RR=1.0/Q(I, J, K)

R<sub>1</sub>(I) = Q(I+1, J, K) - Q(I-1, J, K)

R<sub>2</sub>(I) = Q(I, J, K+L) - Q(I, J, K-1)

CALL TEST(I)

S(I,J,K) = RR*R1(I-1)*R2(I+1)*CONST

1 CONTINUE

ENDDO;
```

Using the identical SUBROUTINE TEST above would cause an undefined reference to CONST because the LOCAL declaration does not contain the variable CONST. Naturally, TEST could have been defined with two parameters I and CONST. which would have been valid.

#### 3.2 HAND COMPILATION FOR SAM

#### 3.2.1 Overview

The methodology of hand compilation for the SAM will be described through a series of examples each of which will be transformed in a series of stages from original FORTRAN to ASSEMBLER CODE. References will be made to Appendix (A) which discusses preliminary compiler alogrithms for setting the transposition network.

In each example the following code steps will be taken:

- 1. Original NASA-AMES FORTRAN
- 2. Extended FORTRAN for SAM
  - Compiler output including code reorganization (written in a Pseudo FORTRAN
  - Compile output showing Transposition Network and Memory Module computations (again in a pseudo FORTRAN or META ASSEMBLER)
  - 5. ASSEMBLER CODE

The example chosen from the Explicit Code was the SUBROUTINE TURBDA because it demonstrates the ability of SAM to operate in a concurrent manner and provides a vehicle for demonstrating the compiler's ability to handle control statements through a "mimicking" technique and also provides an example of why it is felt that an ASSIGN statement could cause programmer error. The second example is the major LOOPS of the SUBROUTINE STEP including the subroutine calls and the called SUBROUTINES BTRI and XXM. One loop (DO 20) will be discussed in detail while the other two (DO 30) and (DO 40) will show the differences in the transposition network settings and the memory module accesses for the different memory accessing. (D030 & D040 discussion to be supplied later).

#### 3.2.2 SUBROUTINE TURBDA

#### 3.2.2.1 Original Code and SAM Extended FORTRAN

In Figure 3-2 the original NASA-AMES version of the SUBROUTINE is shown. The FMP Extended FORTRAN as written by the programmer is given in Figure 3.3. In both cases the common declarations were modified slightly to remove extraneous variables from this specific example. As you will note, the programmer wrote a two dimensional DOALL-loop with a serial inner DO loop. Because there is no data depending on I it could have been written as a three dimensional DOALL.

## 3.2.2.2 Preliminary Code Analysis

Figure 3-4 shows the preliminary compiler code analysis. Within the DO 1 loop the compiler determines what array elements stored in Extended Memory must be fetched through the Transposition Network. For a given I, J, K, EI(I, J, K) must be fetched. However, only for J=1 must the element EI(I, J+1, K) and for K=1 must the element EI(I, J, K+1). The compiler will be capable of recognizing these accesses to extended memory and will "mimic" the branch structure. It also will be able with this mirroring of the original structure be able to access only the requisite elements ' and prohibit out of bounds access of the array even if those elements are not subsequently used. This protection is even more critically necessary when accesses occur in the negative sense rather than the positive one as in this example.

```
SUBROUTINE TURBDA
COMMON/A12/ RHOW(31,31,31),E(31,31,31),E1(31,31,31)
COMMON/A5/ IL,JL,KL,CV
COMMON/A6/ RMUL(31,31,31)
CV1=1./CV
DO 1 K=1,KL
DO 1 J=1,JL
DO 1 I=1,IL
TEMP=ABS(EI(I,J,K))*CV1
IF(K.EQ.1) TEMP=.5*ABS(EI(I,J,1)+EI(I,J,2))*CV1
IF(J.EQ.1) TEMP=.5*ABS(EI(I,1,K)+EI(I,2,K))*CV1
RMUL(I,J,K)=2.207E-08*SQRT(TEMP**3)/TEMP+198.6)
1 CONTINUE
RETURN
END
```

Figure 3-2. Original NASA-AMES FORTRAN

```
SUBROUTINE TURBDA
  EXTENDED/A12/ RHOW(31,31,31),E(31,31,31),E1(31,31,31)
  GLOBAL/A5/ IL, JL, KL, CV
  EXTENDED/A6/ RMUL(31,31,31)
  CV1=1./CV
  DOALL, J=1,JL;K=1,KL
  DO 1 1=1,IL
  TEMP=ABS(EI(I,J,K))*CV1
  IF(K.EQ.1) TEMP=.5*ABS(EI(I,J,1)+EI(I,J,2))*CV1
  IF(J.EQ.1) TEMP=.5*ABS(EI(I,1,K)+EI(I,2,K))*CV1
  RMUL(1,J,K)=2.270E-08*SQRT(TEMP**3)/TEMP+198.6)
1 CONTINUE
  ENDDO;
   RETURN
   END
     Figure 3-3. Extended FORTRAN for SAM
```

```
SUBROUTINE TURBDA
   EXTENDED EI(31,31,31), RMUL(31,31,31)
  GLOBAL CV, JL, KL, IL
   DOALL, J=1,JL;K=1,KL
   CV1 = 1.0/CV
  DO 1 I=1,IL
   El = EI(I,J,K)
                   .
   FOR(J,NEQ.1) null fetch next line
   E2 = EI(I, J+1, K)
   FOR(K.NEQ.1) null fetch next line
   E3 =EI(I,J,K+1)
   IF(J.EQ.1) GO TO 3
   IF(K.EQ.1) GO TO 2
   TEMP=ABS(E1 )*CV1
  GO TO 4
2 TEMP= 0.5*ABS(E1+E3 )*CV1
  GO TO 4
3 TEMP=0.5*ABS(E1 + E2 )*CV1
4 RMUL(I,J,K) = 2.270E-08*SQRT(TEMP**3)/(TEMP+198.6)
1 CONTINUE
  ENDDO
   RETURN
   END
```

Note: The expression "Null fetch next line" implies that the transposition network will be set to fetch all the elements for EI(I,J+1,K) for given I. However only those for which J=1 will in fact be passed from Extended Memory to the Processors.

Figure 3-4. Compiler Code Analysis

As one can see in this example all processors for which  $J \neq l \& K \neq l$ all execute TEMP=ABS(El\*CV1. All processors for which J=l (including K=l) compute TEMP=0.5\* ABS(El+E2)\*CV1. All processors for which K=l and J=l form TEMP=0.5\*ABS(El+E3)\* CV1. These three cases occur for a given I concurrently.

3.2.2.3 Computer Programmatic Transformations Including Transposition Network Calculations

Figure 3-5 shows the Control Unit and Processor Element code streams in a FORTRAN like language or META ASSEMBLER. The compiler recognizing the two dimensional DOALL on J,K, which are the second and third indices of Extended arrays EI and RMUL and calculates the number of cycles to be performed (the DO 10 loop)

# 

= (31\*31 + 512-1) = 2512

Similiarly the compiler recognizes that ISKIP=IFIRSTSIZE=31. Note that all accesses to EI and RMUL are of type 1 as described in Appendix A.

CU INSTRUCTIONS	PE INSTRUCTIONS	
ENTER TURBDA	1 ENTER TURBDA 2 CV1=1.0/CV	
	2 CV1=1.0/CV	
DO 10 N=1,2	3 DO 10 N=1,2	
IVV=512*N-512	4 IVV=512*N-512	
	4 IVV=512*N-512 5 IV= IVV+PENO 6 KM1=IV/31	
	7   K = KM1+1	
	$\begin{array}{ccc} & & & & \\ 8 & & & J = IV-KM1*31+1 \end{array}$	
IN≃ IVV*31	9 $IN = IV + 31$	
IAØ1=IBSET+IN	10 IA01= IBSEI+IN	
IAØ2=IAØ1+31	11 IA02- IAØ1+31	
1AØ3=1AØ+961	12 IA03=IAØ+961	
IAØ4=IBSRM+IN	13 IA04= IBSRM+IN	
DO 1 $I=1$ , IL	14 DO 1 I=1,IL	
II=I-1	15 II=I-1	
OFFSET1=MOD(IAØ1+II,521)	$16 \qquad MADDl= (IA\emptyset l+II)/521$	
	17 SYNCH 18 FOR (J.NE.1) MODE=0	
OFFSET2=MOD(IAØ1+II,521)	18 FOR (J.NE.1) MODE=0 19 MADD2= (IA02+II)/521	
OFFSE12-MOD(1A01+11,521)	20 SYNCH MADD2- (1802+11)/ 521	
	21 FOR (K.NE.1) MODE=0	
OFFSET3=MOD(IAØ3+II,521)	22 MADD3= (IAØ3+II)/521	
	23 SYNCH	
	24 IF (J.GT,JL) GO TO 8	
	25 IF (K.GT,KL) GO TO 8	
	26 IF (J.EQ.1) GO TO 2	
	27 IF (K.EQ.1) GO TO 3	
	28 TEMP=ABS(E1)*CV1	
	29 GO TO 4 30 2 TEMP=0.5*ABS(E1+E3)*CV	71
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	¥Т
	32 3 TEMP=0.5(ABS('E1+E2)*C'	สา
	33 4 R=2.270E-08*TEMP	
	34 *SQRT(TEMP)/(TEMP+198.	.6}
OFFSET4=MOD(IAØ4+II,521)	35 MADD4=(IA04+II)/521	
	36 8 CONTINUE	
1 00007000	37 SYNCH	
1 CONTINUE	38 1 CONTINUE	
10 CONTINUE EXIT	39 10 CONTINUE 40 EXIT	
DALL	eu datt	

Note: The Expression Mode  $\neq 0$  is merely a device used to imply that for those values of the variable not equal to 1 fetches through the Transposition Network do not occur.

Figure 3-5. Compiler Output with Transposition Calculations

ORIGINAL PAGE IS OF POOR QUALITY

.

.

On entering the subroutine (line 1) of Figure 3.5 each processing element calculates CV1 (line 2). Loop 10 is then initiated which represents the number of times the array must be cycled as mentioned above (line 3). Next IVV is calculated which represents the number of processors that have been utilized to that cycle number. Obviously the compiler does not perform 512\*N-512 but rather start from zero and increment by 512, however, FORTRAN usage was utilized here. The processing elements then perform a number of calculations (line 4 - line 8). IV=IVV+IPENO represents the address in J,K space that each processing element has. From that number its J and K value is determined (line 7 and line 8). KM1 (line 6) which represents the K value minus 1 which is used in the J calculation is calculated separately.

Lines 10 thru 13 represent address calcuations. For the control unit one is calculating the address of the array element which is to go into processing element  $\emptyset$  for each transposition network setting, i.e. THE OFFSET. The processing element it is performing and address calculation on the specific array element. This is why line 9 has different determinations for IN. Lines 10 thru 13 are address calculations for EI(I,J,K) (line 10) EI(I,J+1,K) (line 11), EI(I,J,K+1) (line 12) and RMUL(I,J,K) (line 13). Note line 10 and 13 start from the base address IBSET of EI and IBSRM of RMUL. The CU instructions are computing the address calculation for the array element which is to go to processor = $\emptyset$  while the processors are calculating the address of the array element to go to Processor = IPENO. Note all these index computations are performed only for the outer loop. They do not occur for the inner DOLI=1,IL loop (line 14).

Next the I index is decremented by 1 (line 15), again a FORTRAN antifact, which would not occur in the ASSEMBLER code but this is FORTRAN. The memory module address, MADD1 (line 16) is computed in the processing element while the offset, IFSET1 (line 16) is computed by the mod function in the control unit. The array and the control unit now SYNCHRONIZE. In a similar fashion in the offset and memory module address are calculated for each of the next two array access and synchronized accordingly (lines 18 thru 28). Note that for (J.NE.1) (line 18) a mode bit is set which turns off the array fetch. Similarily for (K.NE.1) (line 21).

The next step the compiler takes is to skip computations for those values of J between JL+1 and 31, the value declared for the array in the EXTENDED declaration (line 24). This is the way the preliminary compiler is going to handle the one dimensional vector length/declared extent problem at this juncture. Alternative algorithm are known; however teaching the algorithms and subsequent hand compilation would require Burroughs more effort than the possible machine performance degradation that might occur. during simulation. For (K.GT.KL) a similar branch is performed (line 25). Note that 8 CONTINUE must be above the next synchronization point. Next the branches for sections of code which will be computed for (J.EQ.1), ((K.EQ.1). AND (J.NEQ.1)) and for all other J and K values less than JL and KL. (lines 26 thru 32) All processors except those that have J or K values greater than JL or KL then process lines (33,34). The OFFSET calculation for RMUL is then made in the Control Unit and the Memory Module address in the processors (line 35). Synchronization occurs and the transfer of RMUL (I,J,K) from Processor to Extended Memory occurs. Lines 14 to 37 are looped until IL is reached and then the second cycle, line 3 to 38 are executed before the subroutine is EXITed.

Earlier it was mentioned that this piece of code could have been executed as a three dimensional DOALL loop. As can now be seen, this would probably not be advantageous in terms of performance for two reasons. First, due to the branches on J and K (lines 24 thru 27) each processor would have to perform the index calculations of lines 6, 7, and 8 for all I values if one did a 3-D DOALL-loop. Second, since IL< 31 one only needs to execute this loop with the preliminary compiler IL times with a 2-D DOALL-loop. In a 3-D DOALL loops I would have to be computed and a branch similar to lines 24 and 25 would also have to be made. At this time this appears less efficient in highly branched code and where the array fit is good - i.e., on cycle 1, all 512 processors are utilized while in cycle 2, 88% of the processors are utilized. If the array size were instead EI(25,25,25) then 100% would be used on cycle 1 while only 113 or 22% would be used on cycle 2. With a 3-D DOALL one would have 31 cycles of which 30 would be 100% busy and 1 cycle of 50% busy. In that case the additional indexing computations would be masked in the total execution time.

3.2.2.4 Assembler Code for TURBDA

This code is shown in Figures 3-6 and 3-7.

1016       CIADDL       CP9.CR6.IBSE12         1017       CIADDR       CR9.CP7.CP9         1018       MOD521       CR9         1019       LOADENC       CR9.CP1C         1020       CIADDL       CP9.CR6.IBSE13         1021       CIADDP       CP9.CR7.CR9         1022       MOD521       CR9         1023       LOADEMC       CR9.CR16         1024       CIADDL       CR9.CR6.IBSRM1         1025       CIADDL       CR9.CR7.CP9         1026       MOD521       CR9.         1023       LOADEMC       CR9.CR16         1024       CIADDL       CR9.CR7.CP9         1025       CIADDP       CR9.CR7.CP9         1026       MOD521       CR9         1027       STOPEN       CP9.CR10         1028       JUMP       L14	L 1000 1001 1003 START 1004 1005 L3 1006 1007 1008 1009 1010 L14 1011 1012 1013 1014 1015	CMULL ' CFETCH CILIT CTIM CIADDL CIADDP MOD521 CILIT	START CP1.0 CR2.1 CR1.CP2.L4 CP3.CP19 CP6.CR3.31 CR8.IL CP2.1 UP7.CP8.L1 CP9.CP6.IBSE11 CP9.CP7.CP9 CP9 CR10.31
1029 L1 JUMP L3 1630 L4 RETURN	1013 1014 1015 1016 1017 1018 1019 1020 1021 1023 1024 1025 1025 1026 1028 1029 L1	MOD521 CILIT LOADEM CIADDL CIADDR MOD521 LOADEMC CIADDL CIADDL CIADDL CIADDL CIADDL STOPEM JUMP JUMP	CP9 CR1C.31 CP9.CR16 CP9.CR6.IBSE12 CR9.CP7.CP9 CR9 CR9.CP1C CP9.CR6.IBSE13 CP9.CR7.CR9 CR9 CR9.CR16 CR9.CR16 CR9.CR6.IBSRM1 CR9.CP7.CP9 CR9 CR9

Figure 3-6. Handcompiled Control Unit Code Subroutine TURBDA

Ĺ		
1006	THDENT	PE/IMPLICIT TUPBDA
1016	CODÈSEG	
1620	EHT	START
1030 STAPT	FLIT	FF1.1.0
1640	FDIVL	FP1.FP1.CV1
10.50	ILIT	IP2.1
1060	ILIT	1P1.0
1070 L3	ITIX	IP1.IR2.L5
	SHFL	1R3+1R2+-9
1686	PENO	IP4
10.96	TENU	184,183,184
1100	1800	IR5,IR4,31
1110	IDIUL	
1120	ISTORE	IR5.KN1 184 185 71
1130	IMULL	1P6,1R5,31
1140	ISUB	IP6,IR4,IR6
1150	ISTORE	IR6.JN1
1160	IMULL	IP6.IP <sup>4</sup> .31
1170	IFETCH	IPS.IL
1186	ILIT	IRZ (I
1196 L15	ITIN	IPZ.IPS.L1
1206	IADOM	IR8, IR6, IBSEI1
1285	IADD	IP8,IP8.1R7
1210	10521	IRS
1220	LOADEN	IR8.E1
1230	IADDM	IR8.IR6.IBSE12
1235	1AD0	IP8,IR8,IR7
1240	10521	. IR8
1250	ILIT	1810-1
1260	IFETCH	IF11 JM1
1270	1E0	IP11.0.L100
1286	ILIT	IP16.0
1290 L160	LOADEMC	IP8.E2.IR10
1300	IADDM	IR8.IR6.IBSEI3
1305	iadd	IP8, IP8, IR7
1310	10521	IRS
1320	JLIT	IRIGAL
1330	IFETCH	IR11+KMT
1346	JEQ	IR11,0.L200
1350 -	ILIT	IR10-0
1360 L20C	LOADEMC	IR8.E3.IR10
1378	IFETCH	IP12.JM1
1375	IFETCH	IP13.JL
1376	ISUBL	IR13,IR13,1
1380	IGT	IR12,1813,L80
1390	IFETCH	1P13.KM1
1400	IFETCH	IP14.KL
1405	I SUBL	IR14.IP14.1
1410	IGT	1813.J814.L86
1420	İEÜ	IP11,0.L30
1430	1E0	IF13,0.L20
1440	FFETCH	FP2.E1
1450	ABS	FP2
1460	FMUL	FP2,FP1.FP2
1470	FSTOPE	FP2.TEMP
1480	JUMP	ሬዓፅ
-		

# Figure 3-7. Handcompiled Execution Unit Code Subroutine TURBDA

ORIGINAL PAGE IS OF POOR QUALITY

.

3-26

#### 3.2.3 SUBROUTINE STEP (LOOP DO 20)

The next portion of code to be examined is STEP (loop DO 20) which includes CALLS to BTRI and XXM. A number of Figures have been made of the code and they are listed below with a brief description.

Figure 3-8	The original NASA-AMES FORTRAN of Subroutine
	STEP.
Figure 3-9	SAM Extended FORTRAN for Subroutine STEP
Figure 3-10	A comparison file of Figures 3-8 and 3-9 showing
	R(Replacements), I(Insertions) - (Deletions)
Figure 3-11	Preliminary Compiler Code Reorganization for
	Súbroutine STEP
Figure 3-12	A comparison of the Figures 3-9 and 3-12
Figure 3-13	Compiler programatic transformations including
	Transposition Network Settings for Control Unit
	Subroutine STEP
Figure 3-14	Same as above for Processor - Subroutine STEP
Figure 3-15	Implicit/Steppiece NSS3CU Assembler Code
Figure 3-16	Implicit/Steppiece NSS3PE Assembler.Code

Additionally the SUBROUTINES BTRI and XXM are examined. The related Figures are:

Figure 3-17	Original NASA-AMES Code for Subroutine BTRI
Figure 3-18	SAM Extended FORTRAN for Subroutine BTRI
Figure 3-19	Comparison of Figures 3-17 and 3-18
Figure 3-20	Original NASA-AMES Code for Subroutine XXM
Figure 3-21	A modified version of XXML which will produce
	improved performance on the CDC7600 and SAM
Figure 3-22	SAM Extended FORTRAN for SUBROUTINE XXML
Figure 3-23	Comparison of Figures 3-21 and 3-22

ORIGINAL PAGE IS OF POOR QUALITY

PRECEDING PAGE BLANK NOT FILMOR

.

18410) 184200 184300 184400 184500 184500 184700 184700 184900 185100 185200 185200 1855000	SUBROUTINE ST P CJMHON/BASE/NMAX, JHAX, (MAX, LMAX, JM, KM, LM, DT, GAMMA, GAMI, SMU, FSMACH 1 *DX1, DY1, DZ1, ND, ND, 2, FV(5), FD(7), HD, ALP, GD, OMEGA, HDX, HCY, HCZ 2, RM, CNBR, PI, ITR, INVISC, LAMIN, NP, INT1, INT2, INT7 COMMON/GED/NB1, NB2, RFRDNT, RMAX, XR, XMAX, DRAD, DXC COMMON/READ/IREAD, IWRIF, NG RI COMMON/VARS/Q(720,6,30) COMMON/VARS/Q(720,6,30) COMMON/VARS/Q(720,5,30) COMMON/VARS/Q(720,5,30) COMMON/VARS/Q(120,30), (720,30), Z(720,31) COMMON/VARS/P(120,30), XX(60,4), YY(60,4), ZZ(6,4) COMMON/COUNT/NC, NC1 COMMON/COUNT/NC, NC1
1955000 19582007 18884007 18884007 1888400 18886000 18887000 18889000 18889000 1891000	C C RM = SMU CB = 1.+2.*RM GAM2 = 2GANMA DD 20 L = 2.LM DD 20 K = 2.KM C C***FILTRX C KL = (L-1)*ND+K
1692300 1692300 1699400 1899600 1899600 1899600 189900 19900 190020 190030	JA=2 JB=JHAX - 1 CALL XXH(K,L,1,JHAX) DO 12 J=1,JHAX R1 =XX(J,1)*HOX R2 =XX(J,2)*HDX R3 =XX(J,2)*HDX R4 =XX(J,4)*HDX C C*******AHATRX C
19 03 00 19 04 00 19 04 00 19 05 00 19 03 00 19 03 00 19 03 00 19 12 00 19 12 00 19 12 00 19 12 00 19 14 00	Rq= 1./0(KL,1,J) $U = Q(KL,2,J) *RR$ $V = Q(KL,3,J) *RP$ $UU = U *R 1 * V * R2 * W * P3$ $UT = U * * 2 * V * *2 * * * 2$ $C1 = GAMI*UT*.5$ $C2 = Q(KL,5,J) * RR * GAMM4$ $C3 = C2 * C1$ $C4 = R4 + UU$ $C5 = GAMI * U$
19150 191600 191700 191700 192000 192000 192200 192300 192300 192500 192500 192700 192700 192700 192800 192900	C6 = GAMI * V $C7 = GAMI * N$ $D(J = 1 + 1) = R4$ $D(J + 1 + 2) = R1$ $D(J + 1 + 3) = R2$ $D(J + 1 + 5) = 0.$ $D(J + 2 + 3) = R3 + C1 + U + UU$ $D(J + 2 + 3) = -R1 + C6 + R2 + U$ $D(J + 2 + 3) = -R1 + C6 + R2 + U$ $D(J + 2 + 5) = R1 + C6 + R1$ $D(J + 2 + 5) = R1 + C6 + R1$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + U$ $D(J + 2 + 5) = R1 + C7 + R3 + V$
192800 192900 193100 193100 193200 193300 193400 193500	D(J, 3, 3) = C4+R2+GAM2+V D(J, 3, 4) = -R2+C7+R3+V D(J, 3, 5) = R2+GAMI D(J, 4, 1) = R3+C1-W+UU D(J, 4, 2) = R1+W+R3+C5 D(J, 4, 3) = R2+W-R3+C5 D(J, 4, 4) = C4+R3+GAM2+V D(J, 4, 5) = R3+GAMI

Figure 3-8. Original Piece of Subroutine STEP

193600 1937000 1938000 194000 194100 194200 194200 194500	D(J,5,1) = (-C2+2,*C1)*UU D(J,5,2) = R1*C3*C5*DU D(J,5,3) = R2*C3-C6*UU D(J,5,3) = R3*C3-C7*UU D(J,5,5) = R4+GAMMA*UU C C*******END OF AMATRX C
194700 194800 194900	C 12 CONTINUE DD 25 J=JA,JB RJ = 1./Q(KL,6,J) RMJ=RM*RJ RR = RMJ+Q(KL,6,J-1) RF = RMJ+Q(KL,6,J+1) DD 23 N=1,5
195000 195100 195200 195300 195500 195500 195600 195700	$\begin{array}{rcl} A(J,N,1) &= -D(J-1,N,1) \\ A(J,N,2) &= -D(J-1,N,2) \\ A(J,N,3) &= -D(J-1,N,3) \\ A(J,N,4) &= -D(J-1,N,4) \\ A(J,N,4) &= -D(J-1,N,4) \\ A(J,N,5) &= -D(J-1,N,5) \end{array}$
195300 1955600 1955600 1955800 1955800 1955800 195600 1966200 1966200 1966500 1966500 1966500	$\begin{array}{rcl} B(J,N,1) &= 0.0 \\ B(J,N,2) &= 0.0 \\ B(J,N,2) &= 0.0 \\ B(J,N,3) &= 0.0 \\ B(J,N,5) &= 0.0 \\ C(J,N,5) &= 0.0 \\ C(J,N,2) &= D(J+1,N,1) \\ C(J,N,2) &= D(J+1,N,2) \\ C(J,N,3) &= D(J+1,N,3) \\ C(J,N,4) &= D(J+1,N,4) \\ C(J,N,5) &= D(J+1,N,5) \\ A(J,N,N) &= A(J,N,N) - R \end{array}$
19660 196700 196800 19690 19700 197100 197200 197300	B(J,N,N) = C8 C(J,N,N) = C(J,N,N)-RF 23 F(J,N)=S(KL,N,J) 25 C3NTINUE
197400 197500 197500	C C C C C C C C S MUST BE ZERO ON B.C. C C ALL BTRI(2,JH)
197700 197800 197800 198000 198100 198200 198300 198300 218600 218600	00 21 J = 2, J4 S(KL, 1, J) = F(J, 1) S(KL, 2, J) = F(J, 2; S(KL, 3, J) = F(J, 3) S(KL, 4, J) = F(J, 4) 21 S(KL, 5, J) = F(J, 5) 20 CONTINUE RETURN END

.

,

Figure 3-8. Original Piece of Subroutine STEP (Cont)



•

SUBP OUTINE ST<sup>TP</sup> GL DBAL/BASE/NHAX, JHAX, (PAX, LPAX, JH, KM, L M, GAM HA, GAM I, SMU, FSP 1CF 1 , DX1, DY1, DZ1, ND, ND2, TV(5), FD(5), HD, AL P, GO, O MEGA, HDX, HDY, HDZ 2, RM, CNBR, PI, INV ISC, LAMI N, NP GL DBAL/GED/NB1, NB2, RF R] NT, RMAX, XR, XMAX, DRAD, DXC GL DBAL/GED/NB1, NB2, RF R] NT, RMAX, XR, AXA, DRAD, DXC GL DBAL/YEAD/IRE AD, IWRIF, NG RI GL DBAL/YIS, RE, RMUE, RK EXTENDED/VAR S/Q(720, 30, 6) EXTENDED/VAR S/Q(720, 30, 5) EXTENDED/VAR S/Q(120, 30), Y(72C, 30), Z(720, 31) LDCAL/VAR S/P(120, 30), XX (60, 4), YY (60, 4), ZZ (6<sup>2</sup>, 4) LE VEL 2, Q, S, X, Y, Z C'DNT ROL/CD UN T/NC, NC1, DT LOCAL/BTRID/A(60, 5, 5), 3 (60, 5, 5), C(60, 5, 5), D(60, 5, 5), F(6<sup>2</sup>, 5) 134109 184200 184300 184400 184509 C C C C . R4 = 540 C8 = 1.+2.\*RH GAM2 = 2.\*GAMMA DDALL,K=2,KMJL=2,LM C C\*\*\*FILTRX C KL = (L-1) \* ND+K INCL UDE XX M1(K,L, , ,JHAK) D3 I2 J=1,JHAX Q1=Q(KL,J,I) G2=Q(KL,J,I) G3=Q(KL,J,3) Q4=Q(KL,J,5) R1 = XX(J,1) +HDX R3 = XX(J,2) +HDX R4 = XX(J,4) +HDX 159502 169503 189504 189505 189609 189700 189500 139900 190000 190100 190200 190300 190300 190500 190600 190600 \*\*\*AM ATRX RR= 1./Q1 U = Q2\*PR V = Q3\*RR H = Q4\*RR UU = U\*R1+V\*R2+W\*P3 UT = U\*\*2+V\*\*2+W\*\*2 C1 = GAMIAUT\*.5 C2 = Q5\*RR\*GAMMA C3=C2-C1 C4=EAHI\*V C7=GAMI\*U C7=GAMI\*U C7=GAMI\*U C7=GAMI\*U C7=GAMI\*U C7=GAMI\*U C7=GAMI\*U C4=EAHI\*V D(J\*1\*3) = R2 D(J\*1\*3) = R1\*C1+U\*UU D(J\*2\*3) = -R1\*C6+R3\*U D(J\*2\*3) = R1\*C7+R3\*U D(J\*3\*3) = C4\*R2\*GAM2\*/ D(J\*3\*3) = R2\*C1+V\*UU D(J\*2\*5) = R1\*C7+R3\*V D(J\*3\*3) = R2\*C7+R3\*V D(J\*3\*5) = R2\*C1+V\*UU D(J\*3\*5) = R2\*C1+V\*UU D(J\*3\*5) = R2\*C1+V\*UU D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*3\*5) = R2\*C1+V\*UU D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*3\*5) = R2\*C1+V\*UU D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*3\*5) = R2\*C1+V\*UU D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) C4\*R2\*GAM2\*/ D(J\*2\*C5) D(J\*2\*C5) C4\*R2\*GAM2\*/ C5\*C5 192500 192600 192700 192800 192900 193000 193100

Figure 3-9. Identical Piece of Subroutine STEP in SAM Extended FORTRAN

ORIGINAL PAGE IS

-

$\begin{array}{c} 0017 3200\\ 0019 3300\\ 0019 3300\\ 0019 3500\\ 0019 3500\\ 0019 3700\\ 0019 3700\\ 0019 3700\\ 0019 3700\\ 0019 4100\\ 0019 4100\\ 0019 4100\\ 0019 4501\\ 0019 4501\\ 0019 4501 \end{array}$	D(J,4,2) = R1**=R3*C5 D(J,4,3) = R2*W*R3*C6 D(J,4,4) = C4*R3*GAM2** D(J,4,5) = R3*GAM1 D(J,5,1) = (-C2+2.*C1)*UU D(J,5,2) = R1*C3*C5*UU D(J,5,3) = R2*C3-C6*UU D(J,5,4) = R3*C3*C7*UU D(J,5,5) = R4+3AMMA*UU C*******END OF AMATRX
00174300 00174400 00174500 00174501 00174502 00174503 00174503 00194503	C 12 CONTINUE DD 25 J=2,JMAX-1 IF (J.GT.2) GO TO 777 96=9(KL,J,6) GO TO 778 GO TO 778
$\begin{array}{c} 0 & 1 \\ 9 & 4 \\ 5 & 5 \\ 0 & 0 \\ 1 \\ 9 & 4 \\ 5 \\ 5 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 5 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 9 \\ 4 \\ 5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	777 $Q_{6}M = RX$ $Q_{6}= RY$ 778 $Q_{6}P = Q(KL, J+1, 6)$ $RX = Q_{6}$ $RY = Q_{6}P$ $RJ = 1.7Q_{6}$ RM = RM + RJ $RR = RMJ + Q_{6}P$ SI = S(KL, J, 1) S2 = S(KL, J, 2) S3 = S(KL, J, 3) S4 = S(KL, J, 4) S5 = S(KL, J, 4) DD = 23 N = 1.5
00194905 00195000 00195100 00195200 00195200 00195500 00195500 00195500 00195800 00195800 00195800	$\begin{array}{l} A(J,N,2) = -D(J-1,N,2) \\ A(J,N,3) = -D(J-1,N,3) \\ A(J,N,4) = -D(J-1,N,4) \\ A(J,N,5) = -D(J-1,N,5) \end{array}$
00196000 00196100 00196200 00196300 00196400 00196500 00196600 00196700 00196900 00196900	B(J,N,5) = 0.0 C(J,N,1) = D(J+1,N,1) C(J,N,2) = D(J+1,N,2) C(J,N,3) = D(J+1,N,3) C(J,N,3) = D(J+1,N,3) C(J,N,5) = D(J+1,N,3) A(J,N,N) = A(J,N,N)-R7 B(J,N,N) = C8 C(J,N,N) = C8 C(J,N) = C8 C(
00196903 00196903 00196904 00196905 00197000 00197100 00197200	F(J,5) = 54 F(J,5) = 54 F(J,5) = 55 C C C C
00197300 00197400 00197500	C*****END OF FILTRX C C C C C S MUST BE ZERD ON B.C.
00197500 00197600 00197600 00197800 00197800 0019800 00198100 00198300 00198301 00198301 00198301 00198304 00198304 00198304 00198305 00198305 00198305 00198300 00197800 00197800 001977800 001977800 001977800 001977800 001977800 001977800 001977800 001977800 0019778000 001977800 00197800 00197800 00197800 00197800 00197800 00197800 00197800 00197800 00197800 00198300 0019800 0019800 0019800 00197800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 0019800 00198000 00198000 00198000 00198000 00198000 00198000 00198000 00198000 00198000 001980000000000	CALL BTRI(2,JM) DO 21 J = 2,JM S1 = F(J,1) 'S2 = F(J,2) S3 = F(J,2) S4 = F(J,4) S5 = F(J,5)
00198304 00198305 00198305 00198306 00198400 00218600 00218700	S(KL,J,1) = S1 S(KL,J,2) = S2 S(KL,J,3) = S3 S(KL,J,4) = S4 S(KL,J,5) = S5 21 CONTINUE ENDDO; ENDDO RETURN END

ORIGINAL PAGE IS OF POOR QUALITY

Figure 3-9. Identical Piece of Subroutine STEP in SAM Extended FORTRAN (Cont)

#### 3.2.3.1 Sam Extended FORTRAN for SUBROUTINE STEP (LOOP DO 20).

Figure 3-10 shows the changes made in the original NASA-AMES program to produce SAM Extended FORTRAN. As can be seen, the greatest number of changes occur in the declarations. Only the named COMMON blocks, VARS, VARØ, and VAR1 need to be put in Extended Memory. Note for simplicity in accessing the last two extents on the S and Q matrices were interchanged.

The Named Common Blocks VAR3 and BTRID are put in LOCAL Memory. It should be noted that in another portion of the program, SUBROUTINE METOUT, the arrays XX, YY, and ZZ are written out after the subroutine calls. This would not be permitted and an additional copy to Extended Memory Arrays, say XX1, YY1, and ZZ1 would be needed. Also, the P array is used in a variety of ways including an EQUIVALENCE statement in other portions of the code. However, for this specific portion of the code the P array is not accessed in any way and so for convenience was left in LOCAL for the example. Copies of all data in GLOBAL memory are assumed to be in Processor Memory.

The only other changes to the program were the replacement of the DO 20 loops with the two dimensional DOALL loop (and ENDDO statement) and the replacement of the CALL statement in line 1897ØØ to an INCLUDE since the PROCEDURE XXMl has Extended Memory References. (Further discussion of this will be supplied later.)

ORIGINAL PAGE IS OF POOR QUALITY

123456789012345	R 184200 R 1844000 R 1844000 R 1844000 R 1847000 R 1847000 R 1849000 R 18551000 R 18551000 R 18551000 R 18554000 R 18867000 R 18867000 R 1984000 R 1984000	<pre>GLOBAL/BASE/N4 AX, JMAX, KMAX, LMAX, JM, KH, LM, GAMMA, GAMI, SML, FSMACH 2, RM, CNBR, PI, INVISC, LAMIN, NP GLOBAL/GEO/N31, NB2, FF RONT, PMAX, XR, XMAX, DRAG, XC 3LOBAL/YEAD/IXEAD, IFRIT, NGRI GLOBAL/VIS/RE, PR, RMUE, RX EXTENDED/VARS/ G(720, 30, 6) EXTENDED/VARS/ G(720, 30, 5) EXTENDED/VARS/ G(720, 30, 5) EXTENDED/VARI/ X(720, 30, 7(720, 30), Z(720, 3)) COAL/VAR3/P(120, 30), XX(60, 4), YY(60, 4), ZZ(6), 4) CONTROL/COUNT/ NC, NC1, DI LOCAL/VAR3/RC1, DI LOCAL/BIRID/AL60, 5, 5), B(60, 5, 5), C(60, 5, 5), D(60, 5, 5), F(60, 5) DOALL, K=2, KH; = 2, LH INCLUDE XXM1((, L, 1, JMAX) ENDD); ENDCO</pre>

Figure 3-10. Comparison of Original and SAM Extended FORTRAN - Subroutine STEP

,

3.2.3.2 Preliminary Code Analysis and Code Reorganization for STEP.

Figure 3-11 shows the preliminary code reorganization that would be performed by the compiler. The DO loop variables in line  $1945\emptyset\emptyset$  have been modified so that they now read DO 25 J=2, JMAX-1. This was done so that the initial and terminal values are composed of literals or Global variables that would exist both in Processor and Central Memory.

The code only accesses the arrays Q and S from Extended Memory. The accessing of the Q array is shown in lines 189501-189505 and in lines 194501-194510. The notation for this data movement from Extended Memory to Processor Memory is with the FORTRAN statement Ql=Q(KL, J, 1). (This notation is used for clarity and is not meant to be an implied ASSIGN statement.) The accessing of Q(KL, J-1, 6) is only necessary of J=2 for the other values exist in Processor Memory, hence, the IF test and branch at line 194501. Since the DO 25 loop exists in both the Processor and Control Unit Code the execution pattern is:

- 1. Set J=2
- 2. Synch for fetch Q(KL, 2, 6)
- 2. Synch for fetch Q(KL, 1, 6)
- 3. Synch for fetch Q(KL, 3, 6)
- 4. Set J=3
- Synch for fetch Q(KL, 4, 6) (2 and 3 already in Processor Memory)
- 6. Set J=4
- 7. Synch for fetch Q(KL, 5, 6) (3 and 4 already in Processor Memory)

### IMPLICIT/STEPPIECENSS1 (12/22/77)

$\begin{array}{c} 184100\\ 184200\\ 184200\\ 184500\\ 184400\\ 184500\\ 184600\\ 184700\\ 18500\\ 185100\\ 185500\\ 185300\\ 185300\\ 1855000\\$	SUBROUTINE STEP GLOBAL/BASE/NMAX, JHAX, KHAX, LHAX, JH, KM, LH, GAHMA, GAMI, SMU, FSMACH I, DXI, DYI, DZI, ND, ND2, FY(5), FD(5), HD, ALP, GD, OMEGA, HDX, HDY, HDZ 2, RM, CNBR, PI, INVISC, LAMIN, NP GLOBAL/GEO/NBI, NB2, RFRONT, RHAX, XR, XMAX, DRAD, DXC GLOBAL/READ/IREAD, IWRIT, NGRI GLOBAL/YENDED/WARS/9(720, 30,6) EXTENDED/WARS/9(720, 30,6) EXTENDED/WARS/9(720, 30,5) EXTENDED/WARS/9(720, 30,5) EXTENDED/WARS/9(720, 30), Y(720, 30), Z(720, 30) LOCAL/VARS/P(120, 30), XX(60,4), YY(60,4), ZZ(60,4) LOCAL/VARS/P(120, 30), XX(60,4), YY(60,5), D(60,5,5), F(60,5) C
188200 188300 188400 188500 188500 188500 188500 18800 189000 189000 189200	C RM = SNU C8 = 1.+2.*RM GAN2 = 2.~GANNA D0ALL,K=2,KM;L=2,LM C C***FILTRX C KL = (L-1)*ND+K
189300 189400 189501 189502 189503 189503 189503 189503 189503 189500 189700 189700 189700 189900 189900 189000 190000	INCLUDE XXMI(K+L+1+JHAX) DD 12 J=I+JHAX Q1=Q(KL,J+1) Q3=Q(KL,J+3) Q4=Q(KL,J+3) Q5=Q(KL,J+3) R1 = XX(J+1)+HDX R2 = XX(J+2)+HDX R4 = XX(J+3)+HDX C C C C
$190200\\190300\\190500\\190500\\190500\\190500\\190500\\190500\\190500\\190500\\190500\\190500\\190500\\191100\\191100\\191100\\191100\\1911500\\1911500\\1911500\\1911500\\1911500\\1912000\\1921000\\1922300\\1922300\\19223000\\19225000\\19225000\\19225000\\19225000\\19225000\\19225000\\19225000\\19225000\\1923000\\1933000\\1933000\\1933000\\1933000\\193380\\1933800\\1933800\\1933800\\193380\\193$	C RR= 1./01 W = 02*RR V = 03*RR UU = U*R!+V*R2+W*R3 UU = U*R!+V*R2+W*R3 UU = U*R!+V*R2+W*R3 UU = U*R!*V*R2+W*R3 UI = U*R!*V*R2+W*R3 C1 = GAM!*U C3=C2-C1 C4=R4+UU C5=GAM!*U C5

# Figure 3-11. Preliminary Compiler Code Reorganization Subroutine STEP

			DELEEN - DESCRIMANIN
	194000 194100	C	D(J,5,5) = R4+GAHMA+UU
	194300	3	*END OF AHATRX
	194400	12	CONTINUE DO 25 J=2, JH AX-1 IF (J.GT.2) GO TD 777
	194500 194501 194502		ÎF (J.GT.2) GD TD 777 96=9(KL.J.5)
	194502 194503 194504		06=Q(KL,J,5) 06#=Q(KL,J-1,6) GQ_T0_778
	194505	17T ·	96H = RX
	194506 194510	778	Q6= RY Q6P=Q(KL+J+1+6)
	194511 194512		$\mathbf{R}\mathbf{X} = \mathbf{Q}\mathbf{S}$ $\mathbf{R}\mathbf{Y} = \mathbf{Q}\mathbf{S}\mathbf{P}$
	194600 194700		$\dot{R}J = 1./Q6$ RMJ=RM*RJ
	194800 194900		RR = RNJ+05H RF = RNJ+06P
	194931		$S1 = S(KL_{*}J_{*}1)$
	194902 194903		S2 = S(KL, J, 2) S3 = S(KL, J, 3)
	194904 194905		\$4 = \$(KL+J+4) \$5 = \$(KL+J+5)
	195000 195100		DO 23 N=1+5 A(J+N+1) = -D(J-1+N+1)
	195200 195300		$\begin{array}{l} A(J_{P}N_{P}1) = -D(J_{P}1_{P}N_{P}1) \\ A(J_{P}N_{P}2) = -D(J_{P}1_{P}N_{P}2) \\ A(J_{P}N_{P}3) = -D(J_{P}1_{P}N_{P}3) \\ A(J_{P}N_{P}4) = -D(J_{P}1_{P}N_{P}4) \end{array}$
	195400 195500		$A(J_{P},N_{P},4) = -D(J-1_{P},N_{P},4)$ $A(J_{P},N_{P},5) = -D(J-1_{P},N_{P},5)$
	195600		$B(J_{P}N_{P}1) = 0.0$
•	195700 19580-)		$B(J_PN_PS) = V_{+}$
	195900 196000 196100		$B(J_{PN}) = 0.0$ $B(J_{PN}) = 0.0$
	196200		B(J,N,5) = 0.9 C(J,N,1) = D(J+1,N,1) C(J,N,2) = D(J+1,N,2)
	196300 196400 196500		$\tilde{C}(J_{2},\tilde{N}_{2},\tilde{S}) = D(J+1_{2},N_{2},\tilde{S})$ $C(J_{2},N_{2},\tilde{S}) = D(J+1_{2},N_{2},\tilde{S})$
	196500		$C(J_{P}N_{P}5) = D(J+I_{P}N_{P}5)$
	196609 195700		$B(J_{\mu}N_{\mu}N) = C3$
	196800	23	C(J,N,N) = C(J,N,N)-RF CONTINUE
	196800 196900 196931 196932 196933 196934		$\begin{array}{l} \textbf{R}(J_{P}N_{P}N) = C3 \\ \textbf{C}(J_{P}N_{P}N) = C(J_{P}N_{P}N)^{-}RF \\ \textbf{C}(DNTINUE \\ F(J_{P}2) = S1 \\ F(J_{P}2) = S2 \\ F(J_{P}3) = S3 \\ \hline \end{array}$
	196933 196934		
		25	F(J,S) = SS CONTINUE
	197000 197100 197200		END OF FILTRX
	197 300 197 400	ç	
	197500		IUST BE ZERO ON B.C.
	197500 197600 197700	لم	CALL BTRI(2+JH) DD 21_J = 2+JH
	197800 197900		S1 = F(J+1) S2 = F(J+2)
	198000 198100		S3 = (F(J+3)
	198200 198300		Š4 = F(J+4) Š5 = F(J+5)
ORIGINAL PAGE IS	198301		$S_{5} = (F(J_{3}, S))$ $S(KL_{3}, J_{3}, 1) = S1$ $S(KL_{3}, J_{3}, 2) = S2$
OF POOR QUALITY	1983)2 1983)3 198304		$S(K) = S_{1}$
	198305		S(KL,J,4) = S4 S(KL,J,5) = S5 ENDD0;ENDD0
	198400 218600		KEIUKN
	216700		END

Figure 3-11. Preliminary Compiler Code Reorganization Subroutine STEP (Cont)

.

In SUBROUTINE TURBDA branches on the DOALL variable were demonstrated. This example demonstrates branching capability in fetching on inner nested DO loop variables.

Finally the fetching and storing of the array S is shown in lines 194901-194905 and 198301-198305. Because of the notation chosen, i.e., Si = S(KL, J, i) the statements were removed from the DO LOOP (23) on N. This is not a requirement. An array, say SS with subscripts could have been declared with a simple DIMENSION statement.

Figure 3-12 shows the lines of code that have been replaced (R), inserted (I), or deleted (-).

3.2.3.3 Programmatic Transformations by the Compiler and Transposition Network Calculations for STEP Portion

Figure 3-13 and 3-14 shows explicitly the address calculations for setting the Transposition Network Offset (3-13) and the Memory Module address (3-14) for each access from Extended Memory.

Considering the Control Unit Code first in a line by line basis:

- 188600 Hidden loop N has 2 cycles
- 188601 Calculation of # of PE's used to that cycle
- 188601 Address of Q(IVV+1,1,1) in memory which is in PE#=Ø. i.e., on cycle 1 the address of Q(1,1,1) is equal to the base address of Q in memory. On cycle 2 the address of Q(513,1,1) is the base address of Q plus 512.
- 188602 Address of Q(IVV+1,1,2) is 42,600 greater than Q(IVV+1,1,1)
- 188603 188639 Similar other calculations for S and Q

rri illirrrrrriiliilirrrriilir illirrrrrrriili 123 4567 8901234567890123456789012345678901234567 111111111122222222233333333333344444444	$\begin{array}{c} 0.01 \\ 0.03 \\ 0.00 \\ 0.$	777 778 23	Q1=Q(KL,J,1) Q2=Q(KL,J,2) Q3+Q(KL,J,2) Q4=Q(KL,J,2) RR=1,701 U=Q2+RR V=Q2+RR V=Q2+RR V=Q2+RR V=Q2+RR V=Q3+R2 V=Q5+RR*GA4MA DU 25,J=2,JMAX+1 IF (J,CT+2) G1 T0 777 Q6M=Q(KL,J-1) G0 T0 778 Q6P=Q(KL,J-1) G0 T0 777 Q6M=Q(KL,J-1) G0 T0 777 Q6P=Q Q6 RY = Q6P RJ = 1*/96 RR = R+J+Q6M RF = S(KL,J+1) S1 = S(KL,J+1) S2 = S(KL,J+1) S2 = S(KL,J+1) S3 = S(KL,J+1) S4 = F(J+2) S3 = F(J+2) S4 = F(J+2) S5 = F(J+2) S5 = F(J+2) S5 = F(J+2) S5 = S(KL+J+1) S5 = F(J+2) S5 = S(KL+J+1) S5 = F(J+2) S5 = S(KL+J+1) S5 = F(J+2) S6 (KL+J+2) = S5 S(KL+J+2) = S5 S
45 I	198304	21	S(KL,J,4) = 54
46 I	198305		S(KL,J,5) = 55
47 I	198306		CONTINUE

•

.

Figure 3-12. Comparison of SAM Extended FORTRAN and Compiler Reorganized Code - Subroutine STEP

THE COMPILER WILL HAVE DETERMINED THE NUMBER OF CYLES OF THE HIDDEN LOOP 00134001 000000000 00194002 00134003 00184004 00184005 00184006 00184007 00184100 00134200 IE. NHIDDEN = (720/ND\*LMAX+N-1)/N = 2 CYCLES ALSO THAT ISKIP=1 SUBROUTINE ST.P GLOBAL/BASE/NHAX, JHAX, (HAX, LMAX, JM, KM, LM, GAMM4, 3441, SMU, FSMACH 1 DX1+DY1+DZ1+ND+ND2, V(5)+FD(5)+4D+ALP+GD+DHEGA+HDX, HCY+HCZ 2 RM, CNBR, PI, INVISC, LAMIN, NP GLOBAL/GED/NB1, NB2, RFRJNT, RMAX, XR+XHAX, DRAD, DXC GLOBAL/GED/NB1, NB2, RFRJNT, RMAX, XR+XHAX, DRAD, DXC GLOBAL/YEAD/IREAD, INRIF, NG RI GLOBAL/YEAD/IRE, PR, RHUE, K - EXTENDED/VARS/S(720, 30, 6) EXTENDED/VARS/S(720, 30, 6) EXTENDED/VARS/S(720, 30), Y(72C, 30), Z(720, 33) LOCAL/VARS/P(120, 30), X((63, 4), YY(63, 4), ZZ(6), 4) LEVEL 2, Q, S, X, Y, Z CONTROL/COUNT/NC, NC 1, DT LOCAL/BTRID/A(60, 5, 5), 3(63, 5, 5), C(60, 5, 5), D(6C, 5, 5), F(63, 5) 00184300 00194400 00184500 00184500 00184600 00184609 00184700 00184900 00185009 00185200 00185200 00185200 00185500 00185500 00185500 00185400 00185400 00188400 00188400 ٠ С C C C 00183400 00183500 00183500 00183601 00188630 00188631 00188632 00183632 00183634 00183635 00183635 DJ 20 N=1,2 IVV=512\*N-512 I4001=IBSQ1 + IVV I4002=IA001 + 42600 IA003=IA002 + 42600 IA004=IA003 + 42600 IA036=IA005 + 42600 IA051=IBSS1 + IVV IA052=IA051 + 42600 IA053=IA052 + 42600 IA055=IA052 + 42600 IA055=IA053 + 42600 IA055=IA054 + 42600 IA057=IB57 + IVV + 1 IA07PN=IB57 + 5 00188637 00188637 00188637 00188637 00188637 00188641 00188642 00188644 00188644 00188645 00188645 00188645 00188645 00188645 00188659 00188659 001889000 001889000 C C\*\*\*FILTRX 
 00189000

 00189000

 00189200

 00189200

 00189200

 00189405

 00189405

 00189405

 00189405

 00189405

 00189405

 00189405

 00189407

 00189407

 00189407

 00189417

 00189412

 00189412

 00139416

 00139416

 00139416
 C KL = (L-1)\*ND+K D0 10 J = 1>JMAX JJ= (J-1)\*720 IFSETQ6 = MOD((IA0Q6+JJ)>521) SYNCH IFSETXH = NOD((IAOXH+JJ),521) SYNCH IFSETXP = HOD((IA0XP+JJ)+521) SYNCH IFSETXHN= MOD((IAOXMN + JJ)+521) SYNCH . IFSETXPN= MOD((IA0XPN + JJ),521) SYNCH

Figure 3-13. Control Unit Code for SAM - Subroutine STEP (META Assembler)

189417 187418 SYN	IFSETYH = HOD((IAOYH+JJ),521)
159418 SYN	JH IFSETYP = MOD(('IAOYP+JJ)+521)
189420 SYN	CH IFSETYMN= MOD((IAOYMN + JJ),521)
169419 189420 SYNI 189422 SYNI 189423 SYNI 189423 SYNI 189424 SYNI 189426 SYNI 189426 SYNI 189427 SYNI	CH
189425 189424 SYN	IFSETYPN= MOD(CIAOYPN + JJ)+521) CH
189425 189426 SYN	IFSETZH = MOD((IAOZH+JJ)+521)
	IFSETZP = NOD((IAOZP+JJ),521)
******	IFSETZHN= NOD((IAOZMN +JJ)/521)
189430 SYN 189431	CH IFSETZPN= HOD((IAOZPN + JJ)+521)
199432 SYN	CH
189450 189451	
199452	
189455	
189457	
189459	
139461	LO CONTINUE
189500	D) 12 J=1, JHAX JJ=(J=1) #720
139457 189458 189459 139460 139461 139500 139502 139502 139502 139502 139502	JJ=(J+1)+720 IFSET01 = MOD((.IA091+JJ)+521)
171334	IFSET02 = MOD((IA002+JJ), 521)
189505 SYN	CH IFSETQ3 = MOD((IA0Q3+JJ)+521)
- 189507 SYNG	CH
189509 SYNC	
199510 199600	IFSET05 = MOD((IA005+JJ)+521)
189700 139900	
19 00 00	
19 01 00	
19 02 05 19 03 05	
19 04 00 19 05 00 19 06 00	
19 06 00 19 07 00	
190300	
191100	
191200 191300	
191400	
191500 191600	
191700 191800	
191900	
192000 192100 192200	
192300 192300	
192600	
192500 192600 192700 192300 192300 193000 193000 193100	
192900	
19 3100	
193100 193200 193300 193300 193400 193500	
19 3400	
193500 193600 193700	
19 3700 19 3800	
19 3800 19 3800 19 4000 19 4000	
194100	

Figure 3-13. Control Unit Code for SAM - Subroutine STEP (META Assembler) (Cont)




Figure 3-13. Control Unit Code for SAM - Subroutine STEP (META Assembler) (Cont)


184002 184003 THE COMPILER WILL HAVE DETERMINED THE NUMBER OF CYLES OF THE HIDDEN LOOP С С С IE. NHIDDEN = (720/ND\*LMAX+N-1)/N = 2 CYCLES ALSO THAT ISKIP=1 84009 \*\*\*\*\*\* NOTE ALL SYNCHS IN THE PE CODE ARE WITH TH PROVISO THAT THEY DO NOT FETCH FOR K.LT. FOR K.GT.KM OR L.LT. 2, OR L.GT.LM \*\*\*\*\*\* 194010 134011 184012 184013 184014 184014 184016 £ čcc IE SYNCH SHOULD BE REPLACED WITH AN EXPRESSION SYNCH WITH MODE: 0 F OR K.LT.2, K.G T.KH,L.LT. , L.T.LM NOTE THE IF BRANCHES IN EACH DO LOOP AFTE? THE SYNCH CODE SUBROUTINE STP GLOBAL/BASE/NHAX, HAX, (PAX,LPAX,JM,KH,LM,GAMMA,GAMI,SMU,FSMACH 1 ,DX1,DY1,DZ1,ND,ND2,FV(5),FD(5),HD,ALP,GD,CMEGA,HDX,HDY,HDZ 2,RM,CNBR,PI,INVISC,LAMIN,NP GLOBAL/GEO/NB1,NB2,RFR)NT,RHAX,XR,XHAX,DRAD,CXC GLOBAL/GEO/NB1,NB2,RFR)NT,RHAX,XR,XHAX,DRAD,CXC GLOBAL/GEO/NB1,NB2,RFR)NT,RHAX,XR,XHAX,DRAD,CXC GLOBAL/YEAD/IREAD,IWRIF,NGRI GLOBAL/YEAD/IREAD,IWRIF,NGRI EXTENDED/VARS/Q(720,30,5) EXTENDED/VARS/Q(720,30),X((60,4),YY(60,4),ZZ(67,4)) LOCAL/VAR3/P(120,30),X((60,5,5),C(60,5,5),D(60,5,5),F(6),5) 54100 84200 C ŠŎÓ 84900 85300 C C Ĉ 188300 188507 188607 98602 Õ3 188613 198615 1886 19 188626 188627 188628 188800 188900 188900 199000 199100 ORIGINAL PAGE IS OF POOR QUALITY C\*\*\*FILTRX KL = (L-1) + ND+K Figure 3-14. Processor Code for SAM - Subroutine STEP

(META Assembler)

199300		
139405 139416		D9 10 J = 1,JHAX JJ= (J=1)*720
189407' 189408	SYNCH	MADDQ6 = (IA0Q6+JJ)/521
189409	SYNCH	MADDXM = (IAOXN+JJ)/521
199411		NADDXP = (IA0XP+JJ)/521
199412 199413	SYNCH	HADDXMN= (IAOXMN +JJ)/521
189414 199415	SYNCH	MADDXPN= [IAOXPN +JJ)/521
189416	SYNCH	
189417 199415	SYNCH	HADDYM = (IAOYN+JJ)/521
189419 139420	SYNCH	MADDYP = (IAOYP+JJ)/521
159421	SYNCH	NADDYNN= (IAOYNN +JJ)/521
139422 189423		NADDYPN= (IAOYPN +JJ)/521
189424 189425	SYNCH	HADDZH = (IAOZH+JJ)/521
159426 139427	SYNCH	HADDZP = [IA0ZP+JJ)/521
189428 189429	SYNCH	NADDZMN= (IAOZMN +JJ) 521
139430	SYNCH	
1994 <u>31</u> 189432	SYNCH	
189433 189450		IF((K.LT.2).OR.(K.GT.(H).OR.(L.LT.2).OR(L. T.LM) GO TO 10 RJ = Q(KL+6+J)
189451 189452		XK ≠ (XP + XM) + DY 2 YK = (YP + YM) + DY 2
199457 199454		ZK = (ZP - ZH) + DYZ XL = (XPN-XHN) + DZZ
139455		YL = (YPN - YHN) + DZZ
189456 189457		ZL = (ZPN-ZKN)*DZ2 XX(J,1) = (YK+ZL-ZK+YL)*RJ
18945° 189459		XX(J,Z) = (ZX+XL-XX+ZL)+RJ XX(J,3) = (XX+YL-YX+XL)+RJ
189460 189461	10	XX(J+4) = -OMEGA+(Z(KL+J)+XX(J+2)-Y(KL+J)+XY(J+`)) Continue
139500		DO 12 J=1, JMAX
189501 199502		JJ=J=1 MADDQ1 = (IA0Q1+JJ)/521
139503 139504	SYNCH	NADDQ2 = (IA0Q2+JJ)/521
139505 189506	SYNCH	MADDQ3 = (IA0Q3+JJ)/521
139507 139508	SYNCH	HADDQ4 = (IAQQ4+JJ)/521
139509	SYNCH	
139510 189550		MADD Q5 = (I%QQ5+JJ)/521 _IF((K+LE+2)+DR+(K+GT+(M)+OF+(L+LE+2)+DR+(L+GT+LH) 30 TO 12
199600 189700		R1 =XX(J,1)*HDX R2 =XX(J,2)*HDX
189300 189900		R3 =XX(J≠3)+H <sup>D</sup> X R4 =XX(J≠4)+H <sup>D</sup> X
190000 190100	C.	
19 0200	č	• • • AM A TR X
19 03 00 19 04 00		RR= 1./01 U = 02+RR
190500 190600		¥ ≄ Q3+RR # = Q4+RR
19 07 00 19 03 09		UU = U*R1+V*R2+W*R3 UI = U**2+V**2+W**2
190900 191000		ČÍ ≠ ĞANĪ+ŮT+Ъ5 Č2 = Q5+RR+GAM4A
191100		C3=C2-C1
191200 191300		C4=R4+UU C5=CAHI+U
191400 191500		C6=GAMI * V C7=GAMI * H
191600 191709		$D(J_{2} I_{2} I) = R4$ $D(J_{2} I_{2} I) = R1$
191800		$D(J_{2}1_{2}3) = R2$
191900 192000 192100		$D(J_{2}) = 0$
192100		$D(J_2, 2, 1) = R1 * C1 - U * UU$

Figure 3-14. Processor Code for SAM - Subroutine STEP (META Assembler) (Cont)

197400 197600 1977000 197800 197800 197800 198000 198200 198300 198300 198300	Ç S № 666	AUST BE ZERO ON P.C. IF((K.LE.2).OR(K.GT.KM).OR.(L.LE.2).OR.(L.GT.LM)GOTO666 CALL BTRIC 2, JM) DO 21 J = 2, JM S1 = F(J,1) S2 = F(J,2) S3 = F(J,2) S4 = F(J,4) S5 = F(J,5) MADDS1 = (IAOS1+JJ)/521
198302	SYNCH	
198303	•••••	MADDS2 = [IA0S2+JJ)/521
198304	SYNCH	
198305		HADDS3 = [ IAOS3+JJ)/521
198306	SYNCH	
198307		HADDS4 = (IAOS4+JJ)/521
198308	SYNCH	
198309	~ ~	MADD\$5 = [ IAOS5+JJ)/52L
198311	21	CONTINUE Continue
198400	ŹŌ	RETURN
218600 218700		END
210/07		



- 188640 Since the PROCEDURE XXM1 has been INCLUDED it is necesary to perform address calculations for the X, Y, Z arrays. In a similar fashion IAØXM represents the address of X(KL-1,J) or rather  $X(\emptyset 1)$  on cycle 1 and X(511,1) on cycle 2. It appears that at this juncture that one is accessing outside of array bounds. Note that in the original FORTRAN (Figure 3-6) the L and K loops go from 2 to LM and KM respectively while the hidden N loop of this Figure does not indicate this. Line 189433 of Figure 3-12 is an IF branch meant to indicate that the code will not be executed. In fact a transposition network calculation will be made for PE#=0 on an address one less than the base address in order to calculate the OFFSET. However, because of the K,L calculations done in the PE code those specific accesses are not performed. i.e., for this case those PE's whose K or L value is less than 2 or greater than KM or LM will not perform the computation.
- 188641-18850 Similar computations for X(KL+ND,J) etc. with J always set equal to 1.
- 189405 First inner J loop which has been included from procedure XXML.
- 189407-189432 Synchronizations and OFFSET computations by MOD (Address,521)
- 189500-19440 DO 12 loop with attended accesses of Q matrix values 1-5.

194500-197000 DO 25 loop with the fetches to Q(KL,J,6), Q(KL,J=1,6) and Q(KL,J+1),6). For simplicity additional computations were not made in the N loop initiation to specify an OAØQ6P(plus) + IAØQ6M(minus) equivalent to the J+1 and J-1 but rather left the addition and subtraction to be done in the MOD function expressions of line 194527 and 194523. This would infact be inefficient as it would be performed for each J. The IF branch spanning 194503-194527 has been explained in 3.2.3.2.

198400 End of DO 20 loop - The cycle loop

In an early analogous manner the Processor Element Code is generated. In this case however each processor performs a calculation to determine relative address as a function of cycle and PE#.

188602 Calculation of relative address

188604 Calculation of L value

188606 Calculation of K value

188607-188628 Calculation of array addresses in Extended Memory

189405-189461 DO 10 loop included from XXM1 procedure. Note as the J index increases the array address increases by 720. Also line 189433 indicates the "noncomputation" for undesirable K and L values

189500-194400 DO 12 loop

194500-197000 DO 25 loop

197700 CALL BTRI a SUBROUTINE in the normal FORTRAN sense. Its modification into SAM Extended FORTRAN is shown in Figure 3-21 to be few indeed. (A branch around BTRI should be explicitly shown similar to line 189433)

197800-198311 DO 21 loop

198400 End of N loop for number of cycles

#### 3.2.3.4 Assembler Code for STEP

To be supplied in Phase II

3.2.3.5 Subroutine BTRI - SAM Extended FORTRAN

As can be seen in Figure 3-19 the comparision of the original FORTRAN (Figure 3-17) and the SAM Extended FORTRAN (Figure 3-18) only one change had to be made in the code. This was the LOCAL declaration for Named COMMON/BTRID/. Since no extended variables are fetched or stored in this piece of code it runs entirely internal to the processor as written.

3.2.3.6 SUBROUTINE XXM and XXM1.

It was noted in examining the IMPLICIT code that the majority of calls to the SUBROUTINE XXM occurred in loops whose initial and terminal members precluded taking the branches which occurred in this code. (Lines 245800, 245900, 247500, and 247600.) Since this reduces the performance of the whole code on both the CDC7600 and on SAM the code was modified into two SUBROUTINES. One, XXM, to be used when the calling loop had initial and terminal values and XXM1 for those calling loops in which K never equal to 1 or KMAX and L never equal to 1 or LMAX. See Figures 3-20 and 3-21.

Figure 3-22 shows XXMl written in SAM Extended FORTRAN and 3-23 shows the differences.

Since this code was brought into STEP via the INCLUDE statement, further discussion is not necessary.

42200 142300 142400 42500 142600		SUBROUTINE_BTRI(ILA,IU\) LOCAL/BTRID/A(60,5,5),3(6),5,5),C(60,5,5),D(60,5,5),F(6^,5) DIMENSION_H(5,5) REAL_L11,L21,L22,L31,L32,L33,L41,L42,L43,L44,L51,L52,L53,L54,L55 IL=ILA
42700 42800 42900 43000 43100	C	ÎÛ=ÎÛA IS=IL+1 IE=IU-1 INSERT 1 UDEC
43200 43300 43400 43500 43500		L11=1./B(IL,1,1) L21=B(IL,2,1) U12=B(IL,1,2,1)+L11 L22=1./(B(IL,2,2)+L11 U13=B(IL,1,3)+L11 U14 = B(IL,1,4)+L11 U14 = B(IL,1,4)+L11
43700 143500 143900 144000 144100 144200		U15=B(IL,1,5)*L11 L31=B(IL,3,1) L32=B(IL,3,2)-L31*U12 U23=(B(IL,2,3)-L21*U13)*L22 L33=1./(B(IL,2,3)*L21*U13)*L22 U24=(B(IL,2,4)+L21*U14)*L22 U25=(B(IL,2,5)-L21*U15)*L22 L41=B(IL,4,1) L42=B(IL,4,2)-L41*U12 L43=B(IL,4,3)+L41*U12 L43=B(IL,4,3)+L41*U13-L42*U23
44300 44401 44500 44600 44700		U34=(B(IL+3+4)+L31+U14+L32+U24)+L33
44800 44900 45000 45100 45200 45200		L44=1./(B(IL,4,4)-U14+_41-U24+L42-U34+L43) U35=(B(IL,3,5)-L31+U15+L32+U25)+L33 L51=B(IL,5,1) L52=B(IL,5,2)-L51+U12 L53=B(IL,5,3)-L51+U13-L52+U23 L54=B(IL,5,4)-L51+U1452+U24-L53+U34
45400 45500 45600 45700 45700	С	U45=(B(TL,4,5)+L41+U15+L42+U25+L43+U35)+L44 L55=1+/(B(TL,5,5)+L51+J15+L52+U25+L53+U35+L54+U5) COMPUTE LITTLE R S D1=L1+F(TL,1) D2=L22*(F(TL,2)+L21+D1) D3=L33*(F(TL,3)+L31+D1+L32+D2) D4=L44+(F(TL,3)+L31+D1+L32+D2)
45900 46000 46100 46200 46300 46300	С	D 3=L 33*(F(IL,3)+L31*D1*L32*D2) D4=L44*(F(IL,4)+L41*D1*L42*D2*L43*D3) D5=L55*(F(IL,4)=L51*D1*L52*D2*L53*D3+L54*D4) COMPUTE BIG R S F(IL,4)=D4+U45*D5 F(IL,4)=D4+U45*D5
46500 46600 46700 46800 46800	с	F(IL,3)=D3-U34+F(IL,4)-U35+D5 F(IL,2)=D2-U23+F(IL,3)-U24+F(IL,4)+U25+D5 F(IL,1)=D1-U12+F(IL,2)-U13+F(IL,3)-U14+F(IL,4)-U 5+D5 FORMUTE FOR FOR FOR FOR FOR FOR FOR
47000 47100 47209 47300 47400		D0 12 M=1,5 D1=L 11*C(1L,1,M) D2=L 22*(C(1L,2,M)-L21*)1) D3=L 33*(C(1L,2,M)-L21*)1-L32*D2) D4=L 44*(C(1L,3,M)-L41*)1-L42*D2-L43*D3) D5=L 55*(C(1L,3,M)-L41*)1-L42*D2-L43*D3) D5=L 55*(C(1L,3,M)-L51*)1-L52*D2-L53*D3-L54*34)
47 500 47600 47700 47800 47900 48000	12	B(IL,\$5,M)=D5 B(IL,\$4,M)=D4-U45*D5 B(IL,\$3,M) = D3-U34*B(I_,\$4,M)=U35*D5 B(IL,\$2,M) = D2-U23*B(IL,\$3,M)=U24*B(IL,\$4,K)=U25*D5 B(IL,\$1,M) = D1=U12*B(I_,\$2,M)=U13*B(IL,\$3,K)=U14*B(IL,\$4,K)=U15*D5 D0 13 I=IS,IE
48100 48200 48300 48400 48500	С 14 С	COMPUTE B PRIME*BIGR DO 14 N=1>5 F(I,N)=F(I,N)-A(I,N,1)*F(I+1>1)-A(I,N,2)*F(I=1>2)-A(I>N>3)*F(I+1> *)-A(I>N>4)*F(I+1>4)-A(I>N>5)*F(I=1>5) COMPUTE B PRIMF
48600 48700 48500 48900 49000 49100	11 C	D0 11 N=1,5 D0 11 H=1,5 H(N, M)=B(I,N,M) -A(I,N,1) +B(I-1,1,M) -A(I,N,2) +B(I-1,2,M) -A(I,N,3) + +B(I-1,3,M) -A(I,N,4) +B(I-1,4,M) -A(I,N,5) +B(I-1,5,M) INSERT LUDEC AGAIN L1I=1/H(I,1)

Figure 3-17. Original FORTRAN - Subroutine BTRI

49200 · 49300		L21=H(2+1) U12=H(1+2) *L11
49409 49500		L22=1.7(H(2,2)+L21+U12) U13=H(1,3)+L11
49600		U14=H(1+4)+L11
49700 49500		U15=H(1+5)+L11 L31=H(3+1)
49900 50000		L32=H(3,2)-L31*U12 U23=(H(2,3)-L21*U13)*L22
50100		L 33=1./(H( 3, 3)=U13+L 31=U23+L 32)
· 50200 50300		U24={H{2,4}~L21*U14}*L22 U25={H{2,5}~L21*U15}*L22
50400 50500		L41=H(4,1) L42=H(4,2)→L41*U12
50600	•	L43=H(4+3)-L41+U13-L42+U23
50700 50800		U34=(H(3,4)-L31+U14-L32+U24)+L33 L44=1./(H(4,4)-U14+L41+U24+L42+U34+L47)
150902 51000		U35=(H(3,5)+L31*U15+L32*U25)*L33 L51=H(5,1)
51100		L52=H(5+2)-L51+U12
51201 51300		L53=H(5,3)-L51*U13-L52*U23 L54=H(5,4)-L51*U14-L52*U24-L53*U34
51400 51500		U45= (H{4,5)-L41*U15-L42*U25-L43*U35)*L4+ L55=1./(H{5,5)-L51*U15-L52*U25-L53*U35-L54*U45)
51600	С	COMPUTE LITTLE RIS DI=L11*F(I,1)
51700 51900		D2=L22*(F(I,2)-L21+D1)
51900 52000		D 3=L 33*(F( I + 3)=L 31*D1=_ 32*D2 ) D4=L 44*(F( I + 4)=L41*D1=_42*D2=L43*D3 )
52100 .52200	C	D5=L55*(F[I;5)-L5i*D152*D2+L53*D3+L54*D4) Compute BIG Ris
52300	0	F(I+5)=05
52400 52500		F(I+4)=D4-U45*D5 F(I+3)=D3-U34*F(I+4)-U35*D5
52600 52700		F(I,2)=D2~U23*F(I,3)=U24*F(I,4)=U25*D5 F(I,1)=D1=U12*F(I,2)=U13*F(I,3)=U14*F(I,4)=U15*D5
52300 52900	С	COMPUTE C PRIMES DO 15 H=1,5
53000		D1=L11+C(I)1+N)
53100 53200		D2=L22*(C[I,2+M)~L21*D[) D3=L33*(C[I,3+M)~L31*D1~L32*D?)
153300 153400		D4=L44 *{ C( I,4,4,4 )=L4 1*O1 = L4 2* C2= L4 3*D 3) D5=L55 *{ C( I,5,4,4 )=L5 1*O1 =L5 2* C2= L5 3*D 3=L 54*0+ )
153500		$B(I \neq 5 \neq N) = D5$
153600		B(I+4+H)=D4+U45+D5 B(I+3+H) = D3+U34+B(I+++H)+U35+D5
- <u>53800</u> 53900	15	B(I+2+H) = D2-U23*B(I+3+H)+U24*B(I+4+H)+U25*D5 B(I+1+H) = D1-U12*B(I+2+H)-U13*B(I+3+H)+L14*B(I+4+H)-U15*D5
54000 · 54100	13	CONTINUE I=IU
54200 54300	C	COMPUTE B PRIME+BIG R FOR LAST ROW
54400	, 17	D0 17 N=1,5 F(I,N)=F(I,N)=A(I,N,1)*F(I=1,1)=A(I,N,2)*F(I=1,2)=A(I,N,3)*
154500 154600	С	* F(I=1,3)=A(I,N,4)*F(I*1,4)=A(I,N,5)*F(I=1,5) COMPUTE B PRIME
54700 54800		DO 18 N=1+5 DO 18 H=1+5
54900	18	H(N+H)=B(I+N+M)=A(I+N+I)*B(I=1+1+H)=A(I+N+2)*B(I=1+2+4)=A(I+N+3)*
55000 55100	£	*B(I-1,3,M)-A(I,N,4)*B(I-1,4,K)-A(I,N,5)*B(I-1,5,4) INSERT LUDEC AGAIN
·55200 ·55300		L11=1./H(1,1) L21=H(2,1)
155400 155500		U12=H(1,2)*L11 L22=1+/(H(-2,2)-L21*U12)
155600		U13=H(1≠3)+L11
·55700 ·55800		U14=H(1,4)*[1] U15=H(1,5)*[1]
55900 56000		L31=H(3+1) L32=H(3+2)=L31+U12
56100 56200		$U_{23}^{23} = (H(2,3) - L_{21}^{21} + U_{13}^{13}) + L_{22}^{2}$ $L_{33}^{23} = 1 + ((H(3,3) - U_{13}^{13}) + L_{31}^{21} + U_{23}^{23} + L_{32}^{22})$ ORIGINAL PAGE IS
56300		024 = (H(2, 4)) + (21 + 014) + (22) ()H' P(A)R ()HAT JTY
564 00 56500		U25=(H(2,5))-L21*U15)*L22 L41=H(4,1)
56600 56700	•	L 4 2= H( 4 + 2) -L 4 1 + U 1 2 L 4 3= H( 4 + 3) +L 4 1 + U 1 3 -L 4 2+ U 2 3
56805		U34=(H(3,4)-L31+U14-L32+U24)+L33 L44=1+/(H(4,4)-U14+L41-U24+L42-U34+L45)
57000		U 35= (H( 3 + 5) = 1, 31 + U15 = 1, 32 + U25) + 1 33
57100 57200		L51=H(5,1) L52=H(5,2)-L51+U12

Figure 3-17. Original FORTRAN - Subroutine BTRI (Cont)

57300 57400 57500 57600 57600	с	L5 3=H(5, 3) +L 51*U1 3-L 52*U23 L54=H(5, 4) +L51*U14-L52*U24-L53*U34 U45=(H(4,5)-L41*U15-L42*U25-L43*U35)*L44 L55=1*/(H(5,5)-L51*U15-L52*U25-L53*U35-L54*U45) COMPUTE LITTLE RLS
57800 57900 58000 58100 58200	t	DI=L11=F(I,1) D2=L22*(F(I,2)-L21*D1) D3=L33*(F(I,3)-L31*D132*D?) D4=L44*(F(I,4)-L41*D142*D2-L43*D3)
58309 58409 58509 58600	C	DS=L55*(F(1>5)-L51*D152*D2-L53*D3-L54*D4) COMPUTE BIG RIS F(1>5)=D5 F(1>4)=D4-U45±D5 F(1>3)=D3-U34*F(1>4)+U35*D5
58700 58300 58900 59000 59100	20	F(I,2)=D2-U23*F(I,3)+U24*F(I,4)-U25*D5 F(I,1)=D1-U12*F(I,2)-U13*F(I,3)-U14*F(I,4)-U15*D5 I=IU I=I-1 D0 19 N=1,5
59200 59300 59400 59500 59600	19	F(I,N)=F(I,N)=F(I+1,1)*B(I,N,1)=F(I+1,2)*B(I,N,?)=F(I+1,3)*B(I,N,3 * )=F(I+1,4)*B(I,N,4)=F(I+1,5)*B(I,N,5) IF (I,GT-IL)GOTO20 RETURN END

Figure 3-17. Original FORTRAN - Subroutine BTRI (Cont)

46309		SUBR OUTINE BTRI(ILA,IUA) COMMON/BTRID/A(60,5,5), B(50,5,5), C(^0,5,5), D(60,5,5), F(60,5)
42400 42500 42600		DIMENSION H(5,5) REAL L110L 210L20L310L3 20L 330L4 10L4 20L4 30L440L510L520L530L540L5 IL=ILA
42700 42800		ĪŪ≕ĪŪA ĪS≕IL+1
42900 43000 43100	С	IE=IU-1 INSERT_UDEC
43200		L11=1./B(IL,1,1) L21=B(IL,2,1) U12=B(IL,1,2)*L11
43400 43500 43600		122=1./(B(IL,2,2)=121*J12) U13=B(IL,1,3)*L11 U14 = B(IL,1,4)*L11
43700		1115=B(II +1 +5) +1 11
43900		L31=B(1L,3,1) L32=B(1L,3,2)-L31+U12 U23=CB(1L,2,3,2)-L21+U13)+L22 L33=1,2/CB(1L,3,3)-U13+L31-U23+L32)
44100 44200 44300		L 33= 1-/{ B( IL, 3, 3)= U13+L 31= U2 3+L 32 } U24= {B( IL, 2, 4)=L21*U14)*L 22 U25= {B( IL, 2, 5)=L21*U15)*L22
44400 44500		L41=B(1L,4,1) L42=B(1L,4,2)-L41+U12 L43=B(1L,4,3)-L41+U1342+U23 U74-FP(1L,4,3)-L41+U1342+U23
.44600 44700 .44800		L43=8(IL,4,3)-L41+U1342+U23 U34=(B(IL,3,4)-L31+U14-L32+U24)+L33 L44=1,/(B(IL,4,4)-U14+L41-U24+L42-U34+L43) U35=(B(IL,3,5)-L31+U15-L32+U25)+L33
45000		151=8(11+5+1)
45100 45200 45300		152=8(11,5,2)-151+U12 153=8(11,5,3)-151+U13-52+U23 154=8(11,5,4)-151+U14-52+U24-153+U34
45400 45500		L54=B(1L,5;,4)=L51+U14=_52+U24=L53+U35) U45={B(1L,4,5)=L41+U15=L42+U25=L43+U35)+L44 L55=1_/(B(1L,5,5)=L51+J15=L52+U25=L53+U35=L54+U,5)
45600 45700 %5800	С	COMPUTE LITTLE R S D1=L11+F(IL+1)
45900		D2=L22+(F(TL,2)+L21+D1) D3=L33+(F(TL,3)+L31+D1+L32+D2) D4=L44+(F(TL,4)+L41+D1+L42+D2+L43+D7)
46100	C.	D5=L55*(F1IL/5)*L51*D1*L52*D2*(53*03*L54*04) COMPUTE BIG R S
46300 46400 46500		F(IL→5)=05 F(IL→4)=04→U45★05 F(IL→3)=03→U34★F(IL→6→+U35★05
46600 46700		F(IL,3)=D3+U34+F(IL,4)+U35+D5 F(IL,2)=D2+U23+F(IL,3)+U24+F(IL,4)+U25+D5 F(IL,1)≠D1+U12+F(IL,2)+U13+F(IL,3)+U14+F(IL,4)+J'5+D5
46800 46900 47000	С	COMPUTE C PRIME FOR FIRST ROW DO 12 H=1,5 D1=L11*C(IL,1,M)
47100		$D_{2} = L_{2} + (C_{1} L_{1}, J_{1}, J_{2}) = L_{2} + (C_{1} L_{1}, J_{2}, J_{2}) = L_{2} + (C_{2} + J_{2}) = $
47300 47400		05-L55+(C(IL))-L51+)I-L52+D2-L53+D3-L54+D4)
47500 47600 47700		B(IL+S+M)=D5 B(IL+4+M)=D4-U45+D5 B(IL+3+M) = D3-U34+B(IL+4+M)-U35+D5
47800 47900 48000	1.2	B(IL, 2, 4) = D2=U23*B(I_, 3, M)=U24*B(IL, 4, M)=U25*05 B(IL, 1, M) = D1=U12*B(IL, 2, M)=U13*B(IL, 3, M)=U14*B(IL, 4, M)=U15*C5
48100 48200	C	D0 13 I=IS/IE COMPUTE B PRIME+BIGR D0 14 N=1/5
48300 48401	14	F(I>N)=F(I>N)=A(I>N>1)+F(I=1>1)=A(I,N,2)+F(I=1>2)=A(I>N>3)+F(T= +)=A(I>N>4)+F(I=1>4)=A(I>N>5)+F(I=1>5)
48500 48600 48700	C	COMPUTE B PRIMS D0 11 N≈1⊁5 D0 11 H≈1⊁5
48800 48900	11	H(N,H)=B(I=N,M)=A(I=N+L)+B(I=1+1+N)=A(I=N+2)+B(I=1+2+H)=A(I+N+3 +B(I=1+3+H)=A(I=N+4)+B(I=1+4+H)=A(I=N+5)+B(I=1+5+4)
49000 49100	C	INSERT LUDEC AGAIN L11=1./H(1,1)

Figure 3-18. SAM Extended FORTRAN Subroutine BTRI

49 200 49 300		L21=H(2,1) U12=H(1,2)+L11
49400		L22=1+/(班2+2)=L21+U12)
49500 49600		U13≃H(1,3)*L11 U14=H(1,4)+L11
4970n		ŬÎŚ≈H(Ĩ,5)*LĨĨ
49800 49900		L 31=H(3, 1) L 32=H(3, 2) -L 31+U12
50000	,	U23=(H(2,3)=L21+U13)+L22
50100		L 3 3= 1+/ ( H; 3+ 3)= U1 3+L 31+ U2 3+L 32)
50200 50300		U24=(H(2,4)+L21+U14)+L22 U25=(H(2,5)=L21+U15)+L22
50400		L41=H(4+1)
50500		142≐H(4,2)=L41+U12
50600 50700		L43= H(4,,3) +L41 + U13 + L42+ U23 U34 = (H(3,4) − L31 + U14 − L32 + U24) + L33
50800		£44≑1•/CHC4+4)=U14+£41+U24.+€42+U34+£43)
50900 51000		U35=(H(3,5)=L31+U15-L32+U25)+L33 L51=H(5,1)
51100		L <u>52</u> =H(5,2)-L51+U12
51200 51300		LŠ2=H(Š+2)+L51+U12 L53=H(5+3)−L51+U13+L52+U23 L54=H(5+4)−L51+U13+L52+U23
51400	•	U45={H{4,5}=L41+U15=L42+U25=L43+U35}+L44
51500 51600	C	LS5=1+/(HLS,5)+LS1+UIS+L52+U25+L53+U35+L54+U45) Compute (L14tle Ris
51700	C	D1=L11=F(I,1)
51800 51900		DŽ=LŽŽ*(FČÍ;2)-L21*D1) D3=L33*(F(I;3)-L31*D132*D2)
32000		D3-L33-(f(1/3)-L31+D132+D2-L D4=L44*(F(1/4)-L41+D142+D2-L43+D3)
52100	с	D5=L55*(FCI+5)=L51*D1=_52*D2=L53*D3=L54*D4)
52200 52300	L.	COMPUTE, BIG RIS F(I>5)=D5
52400		F(I,4)=04-U45*D5
52500 52600		F(I,3)=D3=U34*F(I,4)=U35*D5 F(I,2)=D2=U23*F(I,3)=U24*F(I,4)=U25*D5
52700	•	F(Î+Î)=DÎ+UÎŻ*F(Î+Ž)+Ul 3+F(I+3)+Ul4+F(I+4)+V15+75
5280C 52900	C	COMPUTE C PRIMES Do 15 m=1/5
53000		D1=111+C(T)+N}
53100 53200 53300		D2=L22*(C(1,2,4)+L21*D)) D3=L33*(C(1,3,4)+L31*D) +L32*C2)
53300		D4=L44*(C[I+4+M]=L41*D1+L42*C2=L43*D3)
53400 53500		D5=L55*CC(I>5+H)=L51*DL=L52*C2=L53*D3=L54+D>) B(I>5+H)=D5
53600		B(1,4+H)=04-U45*D
5 37 0 0 5 38 0 0		B(I,3,M) = D3+U34+B(I,4,M)-U25+D5 B(I,2,M) = D2+U23+B(I,3,M)-U24+3(I,4,M)-U25+D5
53900	15	B(1,1,H) = D1 - U12 + B(1,2,H) - U13 + 9(1,3,H) - U14 + B(F,4,H) - U15 + D5
54000 54100	13	<u>C</u> ONTINUE
54200	С	I=IU CONPUTE B PRIME+BIG R FOR LAST ROM
54300 54400		DO 17 N≈1≠5
54500	17	F(I,N)=F(I,N)=A(I,N,1)*F(I=1,1)=A(I,N,2)*F(I=1,2)=A(I,N,3)* * F(I=1,3)=A(I,N,4)*F(I*1,4)=A(I,N,5)*F(I=1,5)
54600	C	COMPUTE 5 PRINE
54700 54800. ·		DD 18 N=1,5 DD 18 M=1,5
54900	18	H(N,M)=B(I,N,M)=A(I,N,1)+B(I=1,1,K)=A(I,N,2)+B(I=1,2,K)=A(I,N,3)+
55000 55100	с	*B(I-1+3+H)+A(I+N+4')*B(I-1+4+1+)+A(I+N+5)*B(I+1+5+4) INSERT LUDEC AGAIN
55200	v	L11=1./H(1.)
55300 55400		
55400 55500		U12=H(1,2)+L11 L22=1./(H(2,2)-L21+U12)
55600 55700		UI3=H(I)3)*LI1 UI4-H(I)3()*LI1
\$5800		
55900 56000		L 31=H(3, 1) L 22=H(3, 2)=L 31+U12
-561.00	,	U15=H(1,5)+L11 L31=H(3,1) L32=H(3,2)-L31+U12 U23=(H(2,3)-L21+U13)+L22 U23=(H(2,3)-L21+U13)+L22
56200 56300		L 35=1+/CHL 5+3)=U13+L31=U23+L22+
56400.		U24=(H(2+4)-L21+Ū14)+L22 U25=(H(2+5)-L21+U15)+L22
56500 56600		1 6 1 + 4 2 6 . 13
56700		L42=H(4,2)=L41+U12 L43=H(4,3)=L41+U12
56800 56900		U34=(H(3,4)=L31+U14=L32+U24)+L33 L44=1.78H(4-4)=U14+L4=U24)+L33
57000		Ŭ 3 4 = (H ( 3 , 4 ) - L 31 + Ŭ 1 4 - L 32 + Ŭ 2 4 ) + L 3 3 L 4 4 = 1 • / ( H ( 4 , 4 ) - U 1 4 + L 4 1 • U 2 4 + L 42 ~ U 3 4 + L 43 ) U 3 5 = ( H ( 3 , 5 ) - L 31 + Ŭ 1 5 - L 32 + Ŭ 2 5 ) + L 3 3
\$7100 \$7200		L51=H(5,1) L52=H(5,2)-L51+U12
5,200		

Figure 3-18. SAM Extended FORTRAN Subroutine BTRI (Cont)

3

.

57300 57400 57500 57600 57700	C	£53=H(5,3)-L51+l13-L52+U23 L54=H(5,4)-L51+U14-L52+U24-L53+U34 U45=(H(4,5)-L41+U15+L42+U25-L43+U35)+L44 L55=1+/(H(5,5)-L51+U15+L52+U25-L53+U35+L54+U45) COMPUTE_LITILE RIS
57800 57900 58000 58100 58200 58200	с	D1=L11+F(I,1) D2=L22*(F(I,2)-L21*D1) D3=L33*(F(I,3)-L31*D132*D2) D4=L44*(F(I,4)-L41*D142*D2-L43*D3) D5=L55*(F(I,5)-L51*D152*D2-L53*D3-L54*D4) COMPUTE BIG RtS
58400 58500 58600 58700 58700	C	F(I,5)=D5 F(I,4)=D4-U45*75 F(I,4)=D3+U34*F(I,4)=U35*05 F(I,2)=D2=U23*F(I,3)=U24*F(I,4)=U25*D5 F(I,1)=D1=U12*F(I,2)=U13*F(I,3)=U14*F(I,4)=U15*75
58900 59000 59100 59200	20 19	I = IU I = IU I = I - 1 D0 19 N= 1+5 F(I,N)=F(I,N)=F(I+1,1)+B(I,N,1)-F(I+1,2)+B(I,N,2)-F(I+1,3)+B(I,N, + )=F(I+1,4)+B(I,N,4)+F(I+1,5)+B(I,N,5)
59300 59400 5 <b>950</b> 0 57600		IF (I.GT.IL) GOTO27 RETURN END

Figure 3-18. SAM Extended FORTRAN Subroutine BTRI (Cont)

1 R 42300 LOCAL/BTRID/A(30,5,5),B(60,5,5),C(60,5,5),D(60,5,5),F(60,5)

Figure 3-19. Comparison of Original FORTRAN and SAM Extended FORTRAN - Subroutine BTRI

SUB? OUTINE XXM(H+LA, J14, J2A) COMM CN / 3ASE / NMAX, JMAX, (MAX, LMAX, JM, KM, LM, OT, GAMMA, GAMI, SML, FSMACH 1 , DX1, DY1, DZ1, ND, ND2, FV(5), FD(5), HD; AL, GD, CMEGA, HDX, HCY, HCZ 2, RM, CNB7, PI, ITR, IAVISC, LAMIN, NP, INTL, INT2, INT3 COMMON/GED/NB1, NB2, RFT] NT, RMAX, XR, XMAX, DRAD, DXC COMMON/GED/IREAD, INRIT, NGRI COMMON/VIS/RE, R, RMUE, XK COMMON/VIS/RE, R, RMUE, XK COMMON/VARS/G(720,6,3D) COMMON/VARS/G(720,5,3D) COMMON/COJNT/MC, NC1 COMMON/COJNT/MC, NC1 COMMON/VARS/G(720,5D) COMMON/V 24 32 00 24 33 00 000000 XI HETRICS FORMED FOR A KEL LINE IN J SYMMETRY К = М L=LA J1=J1A J2=J2A KL = (L-1)\*NO+K DJ 10 J = J1,J2 RJ = O(KL+66,J) IF(K\*EQ\*INAX) GO TO 50 IF(K\*EQ\*INAX) GO TO 51 XK = (Y(KL+1,J)-Y(KL-1,J))\*DY2 YK = (Y(KL+1,J)-Y(KL-1,J))\*DY2 YK = (Y(KL+1,J)-Y(KL-1,J))\*DY2 GO TO 72 GO TO 72 YK = (-3\*Y(KL,J)+4\*X(KL+1,J)-Y(KL+2,J))\*DY2 YK = (-3\*Y(KL,J)+4\*Y(KL+1,J)-Y(KL+2,J))\*DY2 YK = (-3\*Y(KL,J)+4\*Y(KL+1,J)-Y(KL+2,J))\*DY2 YK = (-3\*Y(KL,J)+4\*Y(KL+1,J)-Y(KL+2,J))\*DY2 YK = (-3\*Y(KL,J)+4\*Y(KL+1,J)-Y(KL+2,J))\*DY2 YK = (-3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 YK = (-3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 YK = (3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 YK = (3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 YK = (3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 YK = (3\*Y(KL,J)-4\*Y((L-1,J)+Y(KL-2,J))\*DY2 ZL = (Y(KL+ND,J)-Y(KL-ND,J))\*DZ2 GO TO 50 CONTINUE XL = (Y(KL+ND,J)-Y(KL-ND,J)-X((L+2\*ND,J))\* ZL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* ZL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* ZL = (7\*3\*X(KL,J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* XL = (7\*3\*X(KL+J)+4\*X(KL+ND,J)-X((L+2\*ND,J))\* L=LA J1=J1A 51 51 GD TO 60 CONTINUE XL = (-3.\*X(KL, J)+4.\*X(KL+ND,J)-X((L+?\*ND,J))\*C YL = (-3.\*Y(KL,J)+4.\*Y(KL+ND,J)-Y(KL+?\*ND,J))\*C GD TO 60 CONTINUE XL = (3.\*X(KL,J)+4.\*Y((L-ND,J)+X(KL-2\*ND,J))\*C YL = (3.\*Y(KL,J)-4.\*Y((L-ND,J)+X(KL-2\*ND,J))\*C YL = (3.\*Y(KL,J)-4.\*Y((L-ND,J)+Y(KL-2\*ND,J))\*C YL = (3.\*Y(L-YK,YL)\*RJ XX(J,2) = (ZK+YL-YK+YL)\*RJ XX(J,4) = -OMEGA\*(Z(KL,J)\*XX(J,7)-Y(KL,J)\*XY(J,5)) 10 CONTINUE REJURN 52 53 RETURN 249601





Figure 3-21. Modified Version of Subroutine XXM1 for Improved Performance on Serial or Parallel Machine

244800 C 244900 C 245000 C SY	PROCEDURE XXM(M,LA,J1A, J2A) GLOBAL/BASE/NMAX,JHAX,(MAX,LMAX,JM,KH,LM,GAMMA,GAMI,SMU,FSMACH 1 ,DX1,DY1,DZ1,ND,ND2,F(S),FD(5),HD,ALP,GD,GMEGA,HDX,HDY,FC2 2,RH,CNBR,PI,INVISC,LAMIN,NP GLOBAL/GEO/NB1,NB2,RFRINT,RMAX,XR,XMAX,DRAD,DXC GLOBAL/GEO/NB1,NB2,RFRINT,RMAX,XR,XMAX,DRAD,DXC GLOBAL/VIS/RE,PR,RMUE,RK EXTENDED/VARG/S(720,30,6) EXTENDED/VARG/S(720,30),Y(72C,30),Z(720,30) LOCAL/VARG/S(720,30),XX(60,4),YY(60,4),ZZ(6,4) LEVEL 2,QS,X,Y,Z CONTROL/COUNT/NC,NC1,DT GLOBAL/FLSH/DX2,DY2,DZ2 I METRICS FORMED FOR A K-L LINE IN J
245100 C 245200 245300 245300 245500 245500 245500 245700	K = M L=LA J1=J1A J2=J2A KL = (L-1)*ND+K
2457800 245800 246000 246100 246200 246200 246300 246500 246500 246500	D0 10 J = J1, J2 RJ = Q(KL,6,J) XK = (X(KL+1,J)-X(KL-1,J))*DY2 YK = (Y(KL+1,J)-Y(KL-1,J))*DY2 ZK = (Z(KL+1,J)-Z(KL+1,J))*DY2 XL = (X(KL+ND,J)-X(KL-ND,J))*DZ2 YL = (Y(KL+ND,J)-Y(KL-ND,J))*DZ2 ZL = (Z(KL+ND,J)-Z(KL-ND,J))*DZ2 XX(J,1) = (YK+ZL-ZK+YL)*RJ
246700 246300	XX(J,2) = (ZK*XL-XK*ZL)*RJ XX(J,3) = (XK*YL-YK*XL)*RJ XX(J,4) = -OMEGA*(Z(KL,J)*XX(J,2)-Y(KL,J)*XX(J,<)) CONTINUE RETURN END
Figure 3-22.	SAM Extended FORTRAN for Subroutine XXM1

12345678901	R 243200 R 243300 R 243300 R 2435000 R 243700 R 243700 R 243900 R 2443900 R 2444000 R 24441000 R 24442000	PROCEDUR <sup>C</sup> XXM: M+LA,J1A,J2A) GLD BAL/BASE/NMAX, JMAX, KMAX, LMAX, JM, KM,LM, GAMMA, GAMI, SMU, FSMACH 2+RM,CNBR,PI, INVISC, LAMIN, NP GLD BAL/GEO/N91, N92, FFRONT, RMAX, XR,XMAX, DRA7, DXC GLD BAL/READ/IREAD, INRIT, NGRI GLD BAL/VIS/RE, PR, RMUE, RK EXTENDED/VARS/Q(720,30,5) EXTENDED/VARS/Q(720,30), Y(720,30), Z(720,3)) LOCAL/VAR3/P(120,30), XX(50,4), YY(60,4), ZZ(6),4)
10 11 12		EXTENDED/VART/X(720,30),Y(720,30),Z(720,3)) LOCAL/VAR3/P(120,30),XX(50,4),YY(60,4),ZZ(6),4) CONTROL/COUNT/NC,NC1,DT GLOBAL/FLSH/DX2,DY2,DZ2

Figure 3-23. Comparison of Modified FORTRAN and SAM Extended FORTRAN for Subroutine XXM1

#### 3.2.4 Subroutine STEP (Loop DO 30 & DO 40)

The arrays Q and S which have been declared to exist in Extended Memory have the following extents

> Q(720,30,6) S(720,30,5)

A partitioning in effect of the first extent of 720 into 2 parts occurs at run time with the variable ND. The first index then has an extent ND and the second index has an extent equal to LMAX. This means that if ND\*LMAX 720 certain memory locations are not utilized. This causes some degradation in performance for the SAM in all three access modes.

Each of the three types of accesses of the Q & S arrays which are required by the DO 20, DO 30 and DO 40 loops in SUBROUTINE STEP will be discussed. Because of a complex first order linear recurrence the index J in the DO 20 loop must be done serially while the K&L indices are parallel (see example below). Similarly for the DO 30 loop K is the serial index while J&L are the parallel ones. For DO 40 L is the serial index and K&K the parallel ones.

An example of the structure of the program is given below.

DO 20 L=2,LM	ORIGINA	
DO 20 K=2,KM	ORIGINAL PAGE IS OF POOR QUALITY	
DO 18 J=1, JMAX	W WUALITY	
KL = (L-1)*ND+K		
RR = 1.0/Q(KL, J, 6)		

(plus many other statements including a complex first order recurrence in J)

18 CONTINUE

20 CONTINUE

This is a Case I access as described in Appendix A. The ISKIP=ND. For ease in handling this generality of splitting the first extent it is assumed that 720/ND is integral with value ND. The number of cycles necessary to access the L's and J's is equal to

No. of Cycles = (LD\*30+512-1)/512

For the specific case given in the benchmark where ND is equal to 15 then LD is equal to 48 and the No. of cycles equal to 3.

On cycle 1 one is accessing all L's from 1 to LD and J's from 1 to 10 and for the 11th J one is accessing L's from 1 to 32. This is done for each K from 1 to ND. Figure 3-26 maps this accessing of indices from Extended Memory into the processors.

The last loop, the DO 40 Loop has the L index as the serial index for the recurrence relation and the K&J indices as the parallel ones. The structure is

```
DO 40 J=2, JM
DO 40 K-2, KM
DO 38 L1, LMAX
LK = (L-1)*ND+K
RR = 1.0/Q(KL,J,6)
```

(plus many other statements including a first order linear recurrence in L)

- **38 CONTINUE**
- **40 CONTINUE**

This can be considered to be a Case II or Case V accessing pattern as discussed in Appendix A. Since the accessing of Q & S is identical a "semi smart" compiler can chose which of the two cases it wishes to consider this. I.e., Q(KL,J,6) can really be represented as Q(K,L,J,6) with K varying from 1 to ND, L from 1 to LMAX and with J varying from 1 to 30. Since both J&K are totally parallel and all access to Q&S are in the same sense of K,L,J the "semi smart" compiler can pick which way to do it. In this case because ND is unknown at run time it would pick Case II. The memory layout is shown in Figure 3-24. The accessing pattern is described in Appendix A as being of Type 3. This means that the SAM will access 512 elements of the Q array at one time for J=1, then 512 for J=2 etc., until J=30. This would mean all K's would be accessed from 1 to ND up to an L value L(last) such that 512 values are accessed.

For example if ND=10 then 52L values would be accessed each for K values 1 to 10 except for L=52 which would only access K=1 & K=2.

On the next complete cycle those remaining K and L values would be accessed up to a maximum of 720. Figure 3-25 shows thus.

As can be seen this could be inefficient if ND\*LMAX < 512 and these parameters were set at run time. A more efficient procedure could be worked out which would have the same flexibility, either by recompiling with compile time parameters or else with more efficient coding to permit compaction of the Q array (see Appendix C).

The next loop DO 30 has the K index as the serial index for the recurrence relation. Its structure is

DO 30 J-2,JM DO 30 L=2,LM DO 28 K1,KMAX KL-(L-1) AND +K RR = 1.0/Q(KL,J,6) (plus many other statements including a fir OF FOUR QUALITY recurrence relation on K) 28 CONTINUE

20 CONTINUE

**30 CONTINUE** 





Figure 3-24. Memory Layout for Q Array



PROCESSOR NUMBER

Figure 3-25. Processor Index Values as a Function of Cycle DO: 20 Loop Subroutine STEP (ND=10)




Figure 3-26. Processor Index Values as a Function of Cycle , DO30 Loop Subroutine STEP (ND=15)

Figure 3-27 shows how the indices will appear in the various processors. This case requires subiterations of the cycles as on page A-10. The number of cycles is equal to (ND\*30+512-1)/512 which for an ND of 10 means only one cycle. ISKIP=720.

## 3.2.5 Functions and Macros)

Functions on the FMP will include not only the mathematical intrinsics, such as ARCTAN, LN, EXT, and SQRT which are expected of any compiler, but also a family of functions that are brought about because of the parallel nature of the FMP.

#### Math Intrinsics

Math intrinsics (ARTAN, LN, EXP, SQRT) are well understood. Some will be in-line code, some are subroutine calls. All execute locally to the processor. Since there is nothing new or different for the FMP, we need not digress to discuss them at this point.

#### Global Intrinsics

A form of intrinsic function seen in a parallel language, for which there is no analog in a serial machine, is that function which operates across the declared parallelsim. A global sum is the sum of all the elements specified by all the instances of the index set of the DOALL. A global maximum is the largest element across the entire DOALL.

To reduce compiler complexity, and to eliminate user programmers' doubts as to whether parallel operation has been achieved as a result of compiler analysis, global intrinsics will be supplied.




Figure 3-27. Processor Index Values as a Function of Cycle DO 40 Loop Subroutine STEP (ND=10)

.

```
To replace the following serial FORTRAN

A = 0.0

DO 1 J = 1,1000

A = A + B(J)

1 CONTINUE

the language will allow:

DOALL, J=1,100

A = GLOBALSUM(B(J))

ENDDO
```

The global operations will presumably include all of the following. Assume that we are inside a DOALL loop expressed as DOALL, J=JSTART,JEND.

Function	Definition
GOLBALSUM(A(J))	$\sum_{J=JSTART}^{JEND} A(J)$
GLOBALPRODUCT(A(J))	JEND TT A(J) J=JSTART
GLOBALMAX(A(J))	Largest of A(JSTART, A(JSTART+1), A(JEND)
GLOBALMIN(A(J))	Smallest of all $A(J)$ JSTART $\leq J \leq JEND$

Global functions are logarithmic in efficiency, that is, it takes nine steps to produce the 512-way sum across the 512 processors in one cycle. When the result (such as "A"), is a LOCAL variable, it is produced across the entire extent of the DOALL.

i.

An extension of the global operation is the formation of a parallel linear recurrence in nine (= log<sub>2</sub>512) steps as demonstrated by Shyh-Ching Chen in his doctor's thesis at the U. of Ill. In Fortran, consider

DO 1 J=1,1000 A(J+1) = B(J)\*A(J) + C(J) 1 CONTINUE

This takes 1000 steps, each with one multiply, and one add. A parallel algorithm exists that produces the same result in 10 steps. The parallel algorithm can easily be implemented on the FMP.

With the inclusion of the parallel linear recurrence as a function in the language, the programmer has two ways of writing his linear recurrences. For example, given the serial FORTRAN

DO 1 J=1,1000 DO 1 K=1,1000 A(J,K+1) = A(J,K) \* B(J,K) + C(J,K) 1 CONTINUE

there are two ways to write it in FMP FORTRAN given that the order of nesting the loops is irrelevant otherwise. Namely:

# Method I:

DOALL, J=1,1000 DO 1 K=1,1000 A(J,K+1) = A(J,K) \*B(J,K) + C(J,K) 1 CONTINUE ENDDO

# Method II:

```
DOALL, K=1,1000
DO 1, J=1,1000
A(J,K+1) = RECURRENCE( A(J,K) * B(J,K) + C(J,K))
· 1 CONTINUE
ENDDO
```

Method I, which executes the recurrence serially in an inner loop, runs about nine times as fast as method II, which executes each one of the recurrences in parallel across each value of J in turn. That is, method I is 512 times as fast as a serial machine, while method II is 57 times faster than a single serial processor. The RECURRENCE function is included only for those cases where method I is not an available option.

#### CHAPTER 4

#### SIMULATION

#### 4.1 SIMULATION GOALS

The simulation effort during this extension of the feasibility study has two distinct goals. The first is the requirement of the statement-of-work for this extension that a simulation of the FMP be prepared, and at least one simulation run. The second, is to get a head start on those simulations needed for phase II, and described in Chapter 6 as the mechanism for settling various trade-offs. The statement of work also calls for the selection of "metrics", that is, selected portions of the benchmark programs to be used as inputs to the simulations to measure the performance of the projected FMP.

Detailed instruction by instruction timing of code execution in CU and EU is necessary to ensure that the required throughput can be achieved. The design of major system components must be specified in sufficient detail to provide structure, logic, and timing parameters for system simulation. This information is in Chapter 2.

Compiler functioning, including FORTRAN extensions for the FMP, are also needed and are found in Chapter 3. Hand compilation methods must be specified. In the case of the current extension, a single metric, subroutine TURBDA, has been selected and hand compiled for this purpose. Further definition of hand compilation is needed for phase II. In particular, how much compiler sophistication

will be achieved in the first version affects hand compilation, and this is still a subject for discussion. At this time it is best to make conservative assumptions, again in order to reduce the element of risk in the simulated system performance predictions.

The design details and design choices outlined above have been made definite though at this time for the first of the detailed simulations which are required to establish confidence in the feasibility and throughput capability of the SAM architecture. Any or all of the details may be changed as a result of further study or the availability of more advanced components. Of course, all such changes would be supported by simulation studies to maintain or increase confidence in the correctness of the system design.

#### 4.2 SELECTION OF METRICS

It is Burroughs understanding that the final selection of metrics will be the Government's. Metric selection is a function of the architecture that is to be measured. For example, in a conventional serial uni-processor, the distinction between "serial" and "parallel" streams of code is irrelevant, and should have no bearing. With parallel processors such as the two designs being proposed for the FMP (NAS2-9456 and NAS2-9457 final reports) the arrangement of data in memory affects the efficiency of parallelism, and metrics should be selected such that all "directions" of access of that data are represented. What is important is that the metrics selected be "representative", both with respect to the operations being performed by the target architecture, and the codes that will be run on the FMP. Some "representative" of every kind of code that the FMP will run is wanted, but the results should be weighted according to the expected frequency of each "kind." "Kind" refers to the sort of interaction with the architecture that is represented, whether parallelism is two dimensional or one-dimensional, the direction of accessing, presence or absence of branches in inner loops, and so on; all the things that may have an affect on the way the selected architectures behaves.

The metric that has been selected as the one that shall be used in the single simulation that will be run during the extension of the contract is SUBROUTINE TURBDA. Like most of both the implicit and explicit codes, it exhibits a great deal of parallelism, but with some operations conditional on subscript, so that different things are being done at different subscripts. It thus tests the architecture's ability to do different things at different grid points. It includes fetches from, and stores to, the program's data base (in extended memory), exercising the data transfer paths from the program data base to the processing resource proper. It contains sufficient arithmetic manipulation to exercise that aspect of the FMP (although probably less than a "typical" subroutine). It contains significant amounts of index computation both on loop controls and on subscripts. For the FMP design of Reference 1, it exercises the synchronization, which is an essential feature of that design.

> ORIGINAL PAGE IS OF POOR QUALITY

#### 4.3 SIMULATION MODELS

The NASF system simulation modeling will be done at three levels of detail, with results from a detailed model being used to determine parameter values for the next higher level model.

The most detailed level of modeling is the instruction timing model for CU and processors. For example, the model for the processor has as resources the PDM, PPM, instruction registers and decoding, multipliers, adders, data and index registers, etc., corresponding to the detailed processor design. A metric for this model is a sample code sequence generated by hand compilation of a FORTRAN section typical of the Navier-Stokes codes. Each instruction is modeled by a sequence of tasks, each requiring one or more of the resources, and executing for the specified number of clocks. Instruction fetch and decode is such a task sequence and the extent of overlap with instruction execution is modeled. Similarly, the extent to which instructions can overlap is modeled by the use of queueing for resources, or by logic tests, in exact correspondence with the processor design. The output reports from running this model can be used to determine parameters for the next level model. An important performance factor to be determined is the extent to which the address calculations for EM accesses can be interlaced with, and overlapped by the floating point calculations. The next level of simulation will be the flow model processor, including the CU, processor, EM, and DBM. The interactions to be measured are the CU and processor code execution times (previously determined), and

ORIGINAL PAGE IS OF POOR QUALITY

data transfers between EM and DBM. The metric will be a sequence of code executions and data transfers approximating the main body of computation in a Navier-Stokes code. The results will show the throughput performance of the FMP, together with the utilizations of EM and CU, which interface with DBM and the rest of the system.

When we wrote the simulation model, we found that the instruction level model needed to include the interaction between CU and EU, combining the first and second levels. The lowest level simulation model therefore is detailed to the instruction level, but includes CU, a number of processors, and access and data transmission timing of the Extended Memory and Transposition Network. Simulation of a number of selected code sections on this model will provide the parameters required to model the execution of complete jobs and sequences of jobs through the Facility.

The overall system model will include the host, File Memory, Data Base Memory and their interfaces with each other and CU and EM. The metrics will be presumed scenarios of user requests for NSS jobs. The sequence of scheduling, initialization, NSS operation, and output will be modeled. Important functions to be modeled are data base and program transfers from File Memory to DBM to EM, CUM, and PDM, allocation of DBM space, the sequence of FMP operations, including data and program input, computation, snapshot and data outputs, and changeover to the next job. Only the FMP

4-5

t

scheduling and control load on the host will be modeled; the amount of host capacity available for other necessary work can be measured, or the host can be loaded to any desired level by undefined "background" jobs and the effect on NASF throughput measured.

The overall simulation effort will have two functions: first to support the validity of the SAM architecture by modeling all essential system functions and interfaces in sufficient detail and demonstrating proper function of the model, and second to show the throughput capability of the system for aerodynamic simulation jobs by tracing the throughput step-by-step from the instruction level to the user interface.

Simulations will be written in Burroughs Operational System Simulator (BOSS) a discrete-events simulator whose input language is the flow-graph of the process being simulated. The instruction level simulation of Section 4.5 is written in BOSS, the second and third level simulations of Phase II will be written in BOSS. In Phase II, the instruction-level simulator may be rewritten in ALGOL, since substantial improvement in simulation execution time is expected.

#### 4.4 BOSS SIMULATOR

The BOSS simulator was used for the simulations because of the relative ease of modeling with BOSS and the short time available. Special timing simulator programs for EU and CU code execution probably could have been completed in three months. Simulations at different levels of detail will be used to get performance predictions ranging from the EU instruction execution to the user interface level.

A discrete events simulator, such as BOSS, models the activity of a system as a definite sequence of states. The model changes state only at discrete points, called events, which occur at definite instants of time. Every event can be predicted at the occurrence of some prior event, and the new state of the system model resulting from each event can be completely determined from that event and the prior state. In practice the event prediction and state change calculations are often probabalistic, because the real system is too complex to be modeled in full detail. The state variables of the model are mostly binary logic variables such as busy/not busy or happened/not happened, and processing of an event involves the accessing of state tables and evaluation of binary decision functions. Arithmetic operations rarely occur except in the evaluation of continuous probability functions where they are used in the binary decisions or in predicting the times of future events.

The BOSS simulator program runs on a B 6700 or B 7700 Burroughs computer. It is a general purpose discrete events simulator, with emphasis on ease of modeling and efficiency in execution, in exchange for some restrictions on the size and generality of models. BOSS has been used by the Federal and Special Systems Group at Paoli mainly for simulating the hardware and software functions of data processing systems, and improvements and enhancements over several years have made it especially useful for this purpose.

ORIGINAL PAGE IS OF POOR QUALIT

In a BOSS simulation the element of model activity is a TASK. A task is characterized by its requirement for resources and by the algorithm specified for predicting its execution time. A task is initiated upon completion of its predecessor requirement, which is usually a logical combination (AND or OR) of one or more prior task endings. The task may wait in queue until the required resources are available; the selected resource units are then made busy for the execution time. At the task ending event, resources are released, queues are served, and the predecessor requirements of any successor tasks are updated. Several kinds of test-and-branch constructs are available to cause conditional selection of one out of two or more successor tasks.

The direct interaction of tasks is restricted to structures of tasks grouped together and called PROCESSES. When a process is initiated, one or more "starting tasks" within it are initiated without predecessors, and the activity within it passes from tasks to task until such time as there is no further task activity, when that active version of the process ends. Except for competition for resources, and certain special constructs, there is no interaction between the active tasks in separate active processes.

The static structure of a BOSS model is described by the structures of the tasks and their interactions within processes and by the numbers and kinds of resources available. The dynamic state of activity is described by the states, of activity of processes and tasks. Every task is a member of some process, and there is no activity in the system model until some process is initiated.

> ORIGINAL PAGE IS OF POOR QUALITY

> > 4-8.

Initiation of processes at specified times corresponds to external loads causing activity in the system. Processes can also be initiated as subroutines, or by task endings in other processes. Many processes can be active concurrently, including multiple but distinct and independent versions of the same process. Similarly, within a process, many tasks may be active in parallel, including multiple independent versions of the same task. Thus, it is easy to model a highly parallel system with many concurrent activities, including cases where many of the parallel activities are very similar in structure.

The basic BOSS structure described above is sometimes inadequate or inconvenient for modeling some parts of the system. Therefore, there is available a superposed structure of local and global variables upon which arithmetic operations can be performed at task endings. These variables can be addressed directly or indirectly, and their values can be used to control branching at task endings or to modify the resource requirement or execution time of specified tasks. This extension permits a certain amount of programming of capabilities not available in the basic BOSS structure. In this way, for example, the activity in one process can be influenced by actions occurring in another process.

Figure 4-1 shows graphically the process of implementing and debugging simulations in BOSS, showing the various steps that the simulation programmer and the BOSS simulator go through in achieving the final result.




Figure 4-1. Flow of Simulation

#### 4.5 SIMULATION MODEL FOR THE CURRENT STUDY

The overall structure of the model is shown in Figure 4-2. The Control Unit and Processor models are driven by code files prepared by hand compilation of a selected FORTRAN code segment. All the operators of CU and EU are modeled in detail so that any code may be simulated. Additional operators may be easily added if needed. Conditional branching cannot be modeled in complete detail since the model is a timing model, and does not simulate the processing of data. Such branches are therefore modeled by specifying the number of times one path is taken for each time the other is taken. The count can be specified probalistically. For most branches this will do well enough. The cases where branching depends on the Processor Number, will be handled by a later extension.

The Control Unit model includes its processor, a single memory (CUM), and seven of the control functions interacting with the processor EU's, as shown. Any desired number of processors can be modeled, but the number actually used will be small (4 to 10) to avoid excessive machine time to run the simulations. Details of instruction overlap in the CU are not modeled; instruction execution times are not allowed to overlap, but CUM data fetches or stores can overlap this execution time of prior or following instructions. A data fetch of one instruction must come after a data store (if any) of the preceding instruction. In case of contention for CUM by program fetches, the data accesses have priority, but do not abort program fetches already in progress. The program look-ahead stack has a capacity of four code segments, which is two memory words for opcode formats using 24-bit segments.




Figure 4-2. Structure of Model

ORIGINAL PAGE IS OF POOR QUALITY

2

Each Processor consists of an Execution Unit (EU) and separate program and data memories (PPM and PDM). The EU is modeled in some detail in order to properly simulate instruction overlap, as shown in Figure 4-3. The operation is as follows:

4.5.1 <u>Program Fetch.</u> The Program Counter (PCR) addresses the next instruction, which is available at PPM three clocks after the address is available. As soon as a full word of program stack is empty, the next code word is read to the stack from PPM, and PCR is incremented. When a branch occurs, the program stack is emptied and the new code word is available three clocks after the new PCR is set.

4.5.2 <u>Scoreboard</u>. Each instruction records in the scoreboard the times at which it will release each resource that it will use. The next instruction must wait in stack until all resources that is will need will be available when needed. The Scoreboard and Decoding are modeled logically, but not as resources for which there could be queueing.

4.5.3 <u>Holding Registers</u>. If any resource is required at a time later than instruction start, that instruction must wait in the corresponding Holding Register. If that Holding Register is tied up by the previous instruction, then the current instruction must wait, even though it could otherwise start.




Figure 4-3. Execution Unit Model

4.5.4 <u>Integer Processing</u>, Floating Point Processing, PDM (IP, FP, DM). These are modeled as resources, although the Scoreboard should assure that there will be no queueing for them. The utilization of these resources will give information about the efficiency of overlap and the fraction of elapsed time that the FP is in use.

4.5.5 <u>Synchronizing Controls.</u> The timing of synchronizing controls is assumed to take 3 clocks for a round trip from CU to EU and back to CU. This is modeled as no delay from CU to EU since the control signal arrives at the same time as the corresponding clock pulse from the central clock. The 3 clocks delay is then all in the return path from EU to CU. The actions of the Synchronizing Controls are as follows:

4.5.5.1 <u>READY.</u> The CU raises the ready at the proper time in synchronized instructions where the EU's must wait for CU action before proceeding (LOADEM, STOREM). Any EU which reaches such an instruction before CU waits for the READY level. CU will wait for (IGH and  $\overline{EN}$ ) and then turn off the READY level.

4.5.5.2 (IGH +  $\overline{\text{EN}}$ ). This is level equivalent to a logic function generated as follows: When an enabled (EN) EU comes to the proper point in a synchronized instruction it raises the output line corresponding to I Got Here (IGH). This same level is raised all the time an EU is disabled ( $\overline{\text{EN}}$ ), hence (IGH +  $\overline{\text{EN}}$ ). IGH is turned off by GO from CU. The (IGH +  $\overline{\text{EN}}$ ) lines for all EU's are ANDed at the CU to procude its (IGH +  $\overline{\text{EN}}$ ) input. In the model this logic function is performed by maintaining separate counts of the number of EU's enabled (#EN) and in the I Got Here state (#IGH). (IGH +  $\overline{\text{EN}}$ ) is true when #EN = #IGH.

4.5.5.3 EN. EN is ture when #EN=0 (no EU's are enabled).

4.5.5.4 <u>GO.</u> When  $(IGH + \overline{EN})$  becomes true at the CU, it raises the GO level for one clock. All enabled CU's, on receipt of this signal, turn off the IGH level and continue the instruction in which they were waiting.

4.5.5.5 <u>Wait GO</u>. When CU sends this signal (one clock), all enabled EU's enter the IGH state (waiting for GO) in place of the next instruction start. The current instruction is or will be finished.

4.5.5.6 <u>Disable</u>. When CU sends this signal (one clock), all enabled EU's enter the disabled  $(\overline{EN})$  state in place of the next instruction start. The current instruction is or will be finished.

4.5.6 <u>Extended Memory and Transposition Network</u>. The EM and TN are not modeled as resources that may be busy: thus it is assumed that during execution of CU-EU code, the EM is never in use for DBM transfers. The EM access time and data transmission time through TN are properly modeled in the execution time of the LOADEM and STOREM instructions.

4.5.7 <u>Code Simulated</u>. The hand-compiled TURBDA assembly codes are given in Table 4-1 and 4-2, together with an assembly coded SQRT, which is a simplified version omitting the tests and branches for negative argument and for negative exponent.

4.5.7.1 <u>Processor Code.</u> The large amount of integer computation at the beginning of each pass through the TURBDA loop would give a low utilization of the Floating Point unit, were not for the large block of FP calculation in

				•
Table 4-1.	TURBDA Pro	cessor Code	Simulated by	Model

,

٠

,

.

<b>L3</b>	(ICALL not simulated) FL FDIVM IL IL ITIX, L4 (Drop through 2 times, then exit to L4) ISHL IPNO IADD IDIVL ISTORE IMULL IFFETCH	L20	IGT (No Branch) IEQL (No Branch) IEQL, L20 (Jump to L20) FFETCH FABS FMUL FSTORE IJUMP, L40 FFETCH FFETCH FADD FABS FMULL	Never Executed	L1 L4 SQRT	JUMP L3 (Jump to L3) STOP IUPK3 IADDĿ IANDL ISHL ISUB IADDI IANDL ISUB IADDI ISUB ISHL IADD
L14	IL ITIX, L1 (Drop through 20 times, then exit to L1) IADDL ID521 LOADEM IADDL ID521 IL IFETCH IEQL (No Branch)	L30	FMUL FSTORE JUMP, L40 (Jump to L40) FFETCH FFETCH FADD FABS FMULL FMUL FSTORE	Never Executed	·	IADDL IPAK3 FADD FNEG FL FMUL FMUL FMUL FMUL FMUL FMAD FMUL
L100	IL LOADEM IADDL ID521 IL IFETCH IEQL (No Branch) IL LOADEM IFETCH IGT (No Branch) IFETCH IFETCH	L40	FL FFETCH FMUL ENTER SQRT FMUL FL FADD FDIV IADDM ID521 STOREM JUMP L14 (Jump L14)			FMUL FMAD FMUL FMUL FMAD FMUL FNEG FMUL IRETURN

,

•

.

.

.

.

the SQRT routine which is called once per loop. ICALL and IRETURN are both estimated at 23 clocks, which may be pessimistic and considerably reduces the FP utilization of SQRT. In an inner loop such as this, SWRT should probably be written in-line, since it will occupy no more than 20-30 words, and about 50 clocks are saved.

Note that the outer loop, starting at L3, is executed twice, and each time the inner loop, starting at L14, is executed 20 times. This is a sufficiently large sample of code execution to give valid statistics. Within the inner loop, in the actual code, each EU will execute one of three branches, depending on the index states. In the simulation, only the branch starting at L20 (the longest of the three) is executed. The other two are never executed, as indicated.

In the actual code, two of the LOADEM's are conditional (LOADEMC). However, only the EM address and EM data input are conditional, the timing being the same, so the simulator makes no distinction.

4.5.7.2 <u>Control Unit Code</u>. The Control Unit code of Table 4-2 begins with LOOP, because the model starts with all EU's waiting for GO. When  $(IG + \overline{EN})$  is true, LOOP causes both CU and EU's to branch to specified addresses by the LOOP instruction, and this is a convenient way to get the simulator to jump to the desired addresses in the simulated code files.

	LOOP CL CL
L3	CTIX, L4 (Drop through 2 times, then Branch L4) CSHFN CMULL CFETCH CL
L14	CTIX, L1 (Drop through 20 times, then Branch L1) CADDL CADD CMD521 CL LOADEM CADDL CADD CMD521 LOADEM CADD CMD521 LOADEM CADDL CADD CMD521 LOADEM CADDL CADD CMD521 LOADEM CADDL CADD CMD521 STOREM CJUMP, L14 (Jump to L14)
L1 L4	CJUMP; L3 (Jump to L3) CRETURN END SIMULATION

.

-

.

Table 4-2. TURBDA Control Unit Code Simulated

The only synchronization instructions in this code sample (aside from LOOP) are the three LOADEM's and the STOREM.

The CU and its synchrnoizing action are simulated in some detail to determine two things:

- How much do processors wait at sync points for other processors
   to catch up?
- (2) Do processors ever wait at sync points for CU to catch up, and if so, how much?

#### 4.6 SIMULATION RESULTS

The simulation runs were made with a model having the Control Unit and four processors. The code driving the model was the TURBDA code shown in Tables 4-1 and 4-2, except that the outer loop was reduced to one iteration and the inner loop to 10, in order to reduce machine time for these first trial runs. Under these conditions the simulation indicates that the abbreviated TURBDA runs 4600 clocks on 184 microseconds assuming a 25-megahertz clock. The full size TURBDA with two iterations in the outer loop and 31 in the inner loop would run about six times as long, or 1100 microseconds (27, 600 clocks). The parallelism is 31x31 = 961, compared with 1024 possible in two iterations; so, the efficiency of array use is 93.8 percent in this case.

In the simulated TURBDA run, each processor performs 281 floating point operations lasting a total of 2407 clocks, for an average of 8.6 clocks per FLOP. The elapsed time of 4600 clocks yields an effective throughput of 1.53 MFLOPS

ORIGINAL PAGE IS OF POOR QUALITY

۰.

per processor. The array throughput would then be 782 MFLOPS, or 733 at 93.8 percent array efficiency for the 31x31x31 problem. As expected for TURBDA, these rates are considerably lower than 1000 MFLOPS. This reduced throughput has three causes:

- (1) There are 40 EM accesses with the 281 floating point ops, or a ratio of only 7 to 1. The EM accesses themselves do not cause appreciable delay, but the integer operations required to calculate the EM addresses do cause delay.
- (2) The floating point operations of TURBDA contain more than the normal proportion of multiplies and divides, raising the average duration from the nominal 7. 3 clocks to 8. 6 clocks per floating point operation.
- (3) The function SQRT was simulated as a subroutine, with entry and return operators. It is likely that the compiler will put simple functions like SQRT in line. If so, the total time would be only nine tenths that shown, for an 11 percent increase in measured throughput.

Some other conclusions of interest are:

- Control Unit processing causes essentially no delay (less than
   0.5 percent of the total time)
- (2) Extended memory accesses occupy 11.5 percent of the time, including all synchronizing delays.

- (3) Program fetches cause little or no delay. The model does not measure such delays exactly, and should be modified to do so. Program memory is in use 42 percent.
- (4) The utilization of the integer unit is 47 percent, data memory
  10 percent and floating point unit 58 percent, for a total of
  115 percent, indicating the approximate degree of overlap.
- (5) The inner loop takes 450 clocks, of which 197 are in the SQRT routine. Two thirds of the floating point operations are in the SQRT routine.

Figure 4-4 is an example of one of the output tables of one of the simulation runs. The unit types represent various system resources as indicated by the row headings typed in on the left. In some cases the resource is used for internal control purposes in the model and does not represent a real system component, so is unlabelled. Some of the resources represent logic levels and signals such as  $\overline{\text{READY}}$ ,  $\overline{\text{GO}}$ , IGH+ $\overline{\text{EN}}$ ,  $\overline{\text{EN}}$ =0. A processor or CU waiting for such a level or signal is modeled as queueing for the resource, which is created to represent the presence of the level or signal.

# UNIT UTILIZATION STATISTICS

.

		UNIT ID	TO TAL TIMES	• • • IN-	USE	OF ACTI .DEPEN	DENT	FREE
1	¥ Pe	NUMB	U SE D	DEL TA	TOTAL	DELTA	T OT AL	TOTAL '
CUM Cuproc	24 25	3 4	173 233	11.27 98.89	11.27 98.89	0:00	0-00 0-00	88-73 1-11
CPSTAK	20	5	171	11.86	11.86	0.00	0.00	88.14
11	20	6 7	173	11.40	11.40	0.00	0.00	88-E0
. 11	20		171	11.92	11.92	0.00	0+00	88-08
	19	8	170	11.62	11.62	0.00	C. 00	88.38
	23 *		1	C.07	0.07	0.00	0.00	99.93
	28	10	186	C.91	0.91	0.00	0.00	99.09
READY	15	1.1	240	C-87	0.87	0-00	0.00	99.13
<u></u>	17	12	246	C.00	0.00	0.00	C.00	100.00
(IGH+EN)	21	13	82	(:00	0.00	·0 = 0 0	6.00	100-00
#EN=0	26	14	1	0-00	0.00	0-00	0.00	100.00
IUr	-	15	506	47.01	47.01	0.00	0-00	52-99
FPU	4	16	364	57.74	57.74	0.00	C. 00	42.26
PDM	5	17	154	5.97	9.97	0-00	C. 00	90.03
PPM	7	18	1 348	42.37	42.37	0.00	C.00	57.63
HOLD	8	19	1	C.00	0.00	0.00	0.00	100-00
REGIS-}{	.9	20	53	5-60	9.60	0.00	C- 00	90.40
	10	21	52	10.18	10.18	0-00	0.00	89-82
QUEUED ·	13	22	558	77.55	77.55	0.00	- 0=00 -	-2-2-45
PPSTAK	12	23	862	35.50	35.50		C-00	64.50
U	12	24	862	35.53	35.53	0.00	0-00	64-47
	12	25	860	46.69	40.69	0.00	0.00	-59.31

Figure 4-4. Sample of Simulation Output

A

ORIGINAL, PAGE IS OF POOR QUALITY

,

## CHAPTER FIVE RELIABILITY

#### 5.1 INTRODUCTION

This chapter presents two major aspects of the NASF reliability and trustworthiness; (1) an availability prediction of the FMP and (2) further development of the error detection and correction techniques to the various FMP elements. These topics are covered in sections 2 and 3 of this chapter, respectively.

The system availability design goal for the B7800 host system and the Flow Model Processor (FMP) is 90 percent or better. Also, it is desired that the probability of success for completing runs of ten minutes and one hour be equal to or greater than 98 percent and 90 percent, respectively, The following is the conventional formula for computing availability

$$A = \frac{MUT}{MUT + MDT}$$

where,

A = Availability MUT = Mean Up Time MDT = Mean Down Time.

Up time is the duration during which the system is continuously up. Down time is the interval between up times. It can be seen that a system MUT = 9 hours or longer combined with a system MDT = 1 hour or less satisfies the availability goal. These values also satisfy the desired reliability, or probability of success, as evidenced by the following formula

$$R(t) = e^{-t/SMUT}$$

where,

- - t = Duration of the run (hours)
- SMUT = System Mean Up Time (hours)
- 5.2 AVAILABILITY PREDICTION

The following methods were employed in preparing the FMP availability predictions discussed below.

- Standard component part failure rates were predicted using the reliability stress analysis prediction method of MIL-HDBK-217B.
- Potential improvements in reliability through the use of Single Bit Error Detection and Correction and Double Bit Error Detection (SECDED) in the FMP memories, fanout tree, and transposition network were analyzed using a mathematical model developed specifically for the proposed design of these elements.
- System Reliability, Availability, and Maintainability (RAM) characteristics were analyzed using Program DESIGN, which was developed by the Burroughs Corporation to aid in designing fault-tolerant computer systems.

MIL-HDBK-217B is used extensively throughout the electronics industry to predict the failure rates of electronic component parts. Since the prediction methods of MIL-HDBK-217B are quite detailed and documentation describing these methods is readily available, only the general aspects of component part failure rate predictions are discussed in this report. Appendix B contains a description of the SECDED mathematical model, including the underlying assumptions associated with the development of this technique. A similar description of the mathematical model employed in Program DESIGN is in preparation.

### 5.2.1 OVERVIEW

The proposed Flow Model Processor (FMP) design will be implemented using state-of-the-art technology of today and currently proposed state-of-the-art technology for the time frame during which manufacturing of the FMP will be initiated. Obviously, accurate reliability projections for some of the LSI component parts required to implement the proposed machine are difficult at this point in time. Likewise, projections with respect to gains in reliability through the use of techniques such as Single Bit Error Detection and Correction and Double Bit Error Detection (SECDED) can only be hypothesized based on assumed failure modes until the design is completed, built, and tested.


Recognizing that the above and additional considerations must be seriously addressed to ensure meeting the specified system availability requirements of 90 percent, an analysis has been conducted to bound the potential availability of the current FMP design. Both optimistic and conservative points of view have been considered for those conditions which can not be accurately projected at this point in time. In addition, sensitivity analyses have been conducted within the upper and lower projected availability bounds to determine where design attention must be concentrated in order to achieve the stated availability requirement and reap the greatest reliability and availability gains for the effort expended. The results of this preliminary availability analysis serves two purposes. First, the analysis shows specific failure, recovery, and repair time reliability and maintainability estimates at the subsystem, module, and component part levels that are consistent with overall system availability of 90 percent and MTBF of 9 hours or better. Second, the analysis numerically bounds achievable Mean-Up-Time (MUT), Mean-Down-Time (MDT) and Availability estimates within the broad range of reasonably optimistic and pessimistic assumptions.

The following paragraph summarizes the results of this preliminary availability and the rationale for the assumptions made. As the FMP design progresses, the availability analysis will be iterated to further refine specific reliability and maintainability estimates to narrow the bounds of uncertainty associated with these preliminary projections.

#### 5.2.2 Summary of Results

The first step in this analysis was to develop an overall Availability block diagram of the FMP (Figure 5-1). The estimated parts counts for all major elements, considering the types of component parts currently envisioned, were then prepared. For standard component parts, failure rates were predicted using the reliability stress analysis prediction method of MIL-HDBK-217B. Consideration was then given to the failure rates of large memory packages (16K, 64K, 256K) of the future. It was hypothesized that the best that could be expected in terms of reliability is achieving failure rates equivalent to those achievable today for 4K memory packages (approximately 0.1 Failures Per Million Hours (FPMH)). The worst reliability that one could expect to encounter was judged to be equivalent to the series failure rate build up for the number of 4K parts required to make up the larger memory packages; i.e. for 16K: 0.4 FPMH, for 64K: 1.6 FPMH, and for 256K: 6.4 FPMH. Using these component part failure rates for each of the major elements provided the upper and lower bounds with respect to projected device reliability.

5-4 .



\*The notation M/N means that out of the N identical elements in the system, M must be operating for the system as a whole to be operating.

Figure 5-1. Availability Block Diagram of the FMP

ORIGINAL PAGE IS OF BOOR QUALITY Next, a mathematical model was developed to study the potential improvements from SECDED. Using this model, it was found that gains could vary from a lower bound factor of 2 to upper bound factors of 164 for 16K, 327 for 64K, and 653 for 256K memory packages.

Finally, redundancy was considered. In this case, the ability to automatically detect, isolate, and decommit failed elements without noticeable interruption was investigated. As an upper bound on reliability, perfect recovery was considered. The lower bound was established for a situation where no recovery without interruption could be achieved. In this portion of the analysis, both permanent type failures which require a repair action and intermittent type failures which only require a recovery action were factored into the computations.

Using the previously discussed upper and lower bound values, it was determined that the design potential availability for the currently proposed FMP is:

\* Upper Bound:  $A_{FMP} = 0.9995$  (see Figure 5-2) \* Lower Bound:  $A_{FMP} = 0.9554$  (see Figure 5-3)

Both these optimistic and conservative forecasts indicate a high degree of confidence in the ability of the proposed design to meet the overall system availability requirement of 90 percent. Using the above upper and lower bound availabilities for the FMP, it can be shown that the required availability of the B7800 host system to meet the 90 percent system availability is:

\*  $A_{B7800}$  = .9004 for the Upper Bound FMP Requirement \*  $A_{B7800}$  = .9420 for the Lower Bound FMP Requirement The above required availability values for the B7800 host system are currently being exceded by Burroughs B7700 systems operating in the field today. Since the B7800 system is expected to be even more reliable and maintainable than currently available B7700 systems, the overall system availability requirement for the FMP and the B7800 host system appears to be reasonable and achievable.

The data used to obtain these results are presented and discussed in the following sections.

#### 5.2.3 THE BOUNDS OF FMP AVAILABILITY

This section shows the bounds of the failure rates of all packages and subsystems. The bounds of MUT (Mean-Up-Time), MDT (Mean-Down-Time) and availability of the FMP are the highlights. The failure rate of the system is significantly reduced with judicious design and the following factors:

- A ground-based benign environment, where there is nearly zero environmental stress with optimum engineering operation and maintenance
- Use of high quality parts, MIL-M-38510, class B level commercial parts being strongly suggested
- 3. On-line processor spares
- 4. Error correction techniques, including SECDED.
- 5. Adequate maintainability, as reflected in time to repair.

#### 5.2.3.1 PACKAGE FAILURE RATES

The circuit packages are the basic elements in the FMP and accompanying the reliability of the FMP is a function of the failure rates of these packages. As mentioned in the previous section, the failure rates of digital circuit packages are predicted with the guidelines of MIL-HDBK-217B. Table 5-1 shows the predicted failure rates and the operating environmental conditions of the control or logic packages used in the FMP. For the memory packages, the lower bound of those failure rates is 0.1 FPMH. The assumed upper bound of the failure rate of an m-bit memory package (m >4,000), denoted as  $\lambda_m$ , may be computed with the following formula; representing the failure rate of the same memory built of 4k-bit parts.

$$\lambda_{m} = m \times \frac{\text{UPPERBOUND F.R. FOR 4K MEMORY FPMH}}{4 \text{K BIT}}$$

$$\lambda_{\rm m} = {\rm m} \ {\rm x} \ \underline{1}$$
 FPMH = M X 2.5 X 10<sup>-5</sup> FMPH  
4,000

Table 5.2 shows the upper bounds of the failure rates of a variety of memory packages.

#### 5.2.3.2 THE FAILURE RATES AND MTBF OF SUBSYSTEMS

A subsystem contains the packages listed in Tables 5-1 and 5-2. The failure rates of the subsystems of the FMP are predicted by parts count method. The memory subsystems failure rates are modified by the SECDED reilability improvement factor which is defined as the ratio of the subsystem MTBF with SECDED to that without SECDED. The factor is discussed in detail in appendix B. It can vary from two to six hundred and more, depending on the size of the memory package. Table 5-3 presents the list of the packages, the failure rates and MTBF of the control or data processing subsystems. Table 5-4 and 5-5 show the bounds of the failure rate and MTBF's of the memory subsystems. The upper (lower) bounds of the failure rates (MTBF's) are predicted with the SECDED reliability improvement factor of two and the failure rates of the memory packages at their upper bounds. The lower (upper) bounds of the failure rates (MTBF's) are generated when the SECDED improvement factors are at their upper limits and the failure rates of the memory packages are on their lower bounds.

								*		
PART	NUMBER	*PART DESCRIPTION	*TYPE+	G/T/B	•PIŅS	*TENP	*E N ¥*	QLAL+SL	ANT+IND]	VIDUAL FR*
,1000	0001	ECL CONTROL-SSI-I	DIG	4	16	4.5	GE	8	<b>1</b> ·	0+00622
1000	0002	ECL CONTROL-SSI-II	DIG	6	16	45	GE	8	1	0-00778
.1000	0003	ECL CONTROL-SSI-III	DIG	15	16	45	GE	8	1	Q.•Č13C7
1000	0004	ECL CONTROL-SSI-IV	DIG	22	16	45	GE	8	1	0-01633
100C	C'005	ECL CONTROL-MSI	DIG	4 C	16	60	GE	B	1	0.06082
100C	C006	ECL CONTROL-LSI	DIG	130	16	60	GE	8	1	0-13000

Table 5-1. The Predicted Failure Rates of the Control or Logic Packages

Table 5-2. The Upper Bounds of the Failure Rates of Memory Packages

PART NUKBER	<b>*PART DESCRIPTION</b>	*TYPE+G/T/B	PINS	*TEKP	*ENV*	QUAL + QU	IAN T×INC	IVIBUAL FR*
2000 0001	MOS 16K RAM	RAN 16000	<b>2</b> 2	60	GΒ	B	1	0-40000
2000 0002	MOS 64K RAM	RAN 64000	22	60	GB	B	1	1-60000
2000 COO3	NOS 256K RAM	RAN 256000	22	60	GB	B	1	6. 40000

່ວ - ອ Table 5-3. The Predicted Failure Rates and MTBFs of the Control Subsystems

LEVEL 1 DESIGNATION: PE PART NUMBER \*PART DESCRIPTION \*TYPE\*G/T/B\*PINS\*TEMP\*ENV\*QUAL\*QUANT\*INDIVIDUAL FR\* TOTAL FR\* 1000 0006 ECL CONTROL-LSI . DIG 130 16 60 GB · B 100 0.13000 12.99982 HTBF= 76924-16 12-9998 FAILURES PER MILLION HOURS • LEVEL 1 DESIGNATION: "U PART NUMBER \* \* PART DESCRIPTION \* TYPE\*S/T/3 \*PINS\*T- #P\*ENV\*QUAL\*GUAN T\*INDIVIDUAL FR\* TOTAL FR\* 1000 0001 ECL CONTRUL-SSI-I DIG 4 16 45 6B ECL CONTROL-MSI DIG 40 16 6° 6B B 2000 0.00622 . 12.44043 1000 0005 3 1000 0.06082 60-824?3 • MTBF= 13649.15 73.º647 FAILURES PER MILLION HOURS LEVEL 1 DESIGNATION: FOT \*PART DESCRIPTION \*TY'E\*G/T/B\*PINS\*TEMP\*ENV"QUAL\*GUANT\*INDIVIDUAL FR\* TOTAL FR\* PART NUMBER 1000 0002 ECL CONTROL-SSI-II DI 6 16 45 GP 8 2000 0.00778 15.55517 MT8F= 64287.32 15.5552 FALLURES PER MILLION HOURS · · · · LEVEL 1 DESIGNATION: TN PART NUMBER \*PART DESCRIPTION \*TYPE\*G/T/B\*PINS\*TFMP\*ENV\*QUAL\*GUANT\*INDIVIDUAL FR\* TOTAL FR\* 1000 COD4 ECL CONTROL-SS I-IV DIG 22 16 45 68 8 10480 0.01633 171.12779 MT8F= 5843.59 171.1278 FAILURES PER MILLION HOURS LEVEL 1 DESIGNATION: TNC . . . \*PART DESCRIPTION \*TY"E\*G/T/B\*PINS\*T^MP\*ENV\*QUAL\*GUANT\*INDIVIDUAL FR\* TOTAL FR\* PART NUMBER 1000 0001 ECL CONTROL-SSI-I DIG 4 16 45 GB 9 3.11011 500 0.00622 MTEF= 321532.40 3.11 1 FAILURE'S PER MILLION HOURS LEVEL 1 DESIGNATION: EM-C PART NUMBER \*PART DESCRIPTION \*TYPE\*G/T/B\*PINS\*TFMP\*EVV\*QUAL\*GUANT\*INDIVIDUAL FR\* TOTAL FR\* 100°C C093 ECL CONTROL-SS I-III 016 15 16 45 63 R 30 0.01307 0.39214 MTEF= 2550138.28 0.3921 FAILURES PER MILLION HOURS . LEVEL 1 DESIGNATION: CRM-C PART NUMBER - \*PART DESCRIPTION \*TY'E\*G/T/8\*PINS\*TEMP\*ENV\*QUAL\*GUANT\*INDIVIDUAL FR\* TOTAL FR\* 1000 0003 ECL CONTROL-SSI-III DIC 15 16 45 GP R 1000 0.01307 13.07119 MT8F= 76504.15 13.0712 FALLURES PER WILLION HOURS

# Table 5-4. The Lower (Upper) Bounds of the Failure Rates (MTBF) of the Memory Subsystems

	LE	VEL 1 DESIGNA	TION: PEM									
PART	NUMBER	*PART DESCR	IPTION	<b>* T Y</b> PI	E *G / T / B	*PINS	*TE NP	*ENV*	QUAL +Q	UANT+IND	EVIDUAL FR*	TOTAL FR*
1000	0001	ECL CONTROL	L -SS I- I	DIG	4	16	45	GB	È	15	0.00622	0-09330
2000	0001	MOS 16K RA	H	RAM	16000	22	00	GB	в	55	0-00061	0.03353
	NT BF=	7884153-75	0.1268 F	ATLURES	PER MI	LLION	HOUR	۱S				
	LE	VEL 1 DESIGNA	TION: PEPM									
PART	NUM BE R	*PART DESCR	IPTION	*T YP	E*G/T/B	*PINS	*TENF	*ENV*	QUAL+Q	UANT+IND	EVIDUAL FR+	TOTAL FR+
2000	0001	MOS 16K RA	Ħ	RAH	16000	<b>2</b> 2	60	GВ	В	28	0.00061	0.01707
1000	0001	ECL CONTROL	L-SSI-I	DIG	4	16	45	GB ·	B	15	0-00622	0-09330
		9060039.53			PER MI	LLION	HOUP	RS				
	L, E	VEL 1 DESIGNA	TICN: CLM									TOTAL COA
PART	NLMBER	*PART DESCR	IPTIGN	*TY2	E*G/T/B	*PINS	*TENE	*ENV*	QUAL * CI	LANT+INC	IVICUAL FR*	10146 684
2000	CC01	MCS 16K RA		RAM							0+COOE1	C.03353
		29820925 • 34		AILURES	FER MI	LLION	HOUP	ā S				
	LE	VEL 1 CESIGNA	TICN: EM-H									
PART	NUMBER	*PARI DESCR	IPTION	*TYP	E+G/T/B	*PINS	S=TEM	F #E N V *	QUAL * C	LANT*IND	IVIDUAL FR*	TOTAL FR*
20CÇ	CC02	MGS 64K RA	.м	RAM	64COC	22	60	GВ	. D	55	0+00030	0.01676
	≯IEF=	59651634.45	C.0168 F	AILURES	PER MI	LLION	N HEL	r S				
		EVEL 1 CESIGNA	TICN: CEN-	M							-	
PART	NUMBER	*PART DESCR	IFTICN	*TYP	E + G / T / E	*PTNS	SATEN	FAFNVA	CULAL #6	LANTHINC	IVICUAL FR*	TOTAL FR*
2000				• • •								

.

. PTEF=118757793-48 C-0084 FAILURES FER MILLION HOURS

## Table 5-5. The Upper (Lower) Bounds of the Failure Rates (MTBF) of the Memory Subsystems

.

LEVEL 1 DESIGNATION: PEH

PART	NUMBER	<b>#PART DESCRIPTION</b>	*TYPI	E*G/T/B	*PINS	*TE M	P*ENV*	QUAL + G	UANT×IND	IVIDUAL FR*	TOTAL FR*
1000	0001	ECL CONTROL-SS I-I	· DIG	4	16	45	GB	8	15	0.00622	0,09330
2000	0001	MDS 16K RAM	RAM	16 00 0	· 22	<u>,</u> 0	GB	В	55	0.20000	11-00000
	MT BF =	90144-48 11-0933	FALLURES	PER MI	LLION	HOUP	RS				
•	LEV	EL 1 DESIGNATION: PEP	M								
PÀRT	NUMBER	+PART DESCRIPTION	+Ť ¥P I	E*G/T/8	+PINS	+TENI	P*ENV*	QUAL+Q	UANT+IND	IVIDUAL FR*	TOTAL FR*
2000	0001	MOS 16K RAM	RAM	16000	` 22	60			28	0.20000	5.60000
1000	0001	ECL CONTROL-SSI-I	0 <b>1</b> G	4	16	45	G 8	B	15	0.00622	0.09330
	HT BF=										
	LE	VEL 1 DESIGNATION: CUP	l								
PART	NUNBER	*PART DESCRIPTION	*TYP	E*G/T/	B*PIN	SATEM	P*ENV*	QUAL+C	UAN T+INC	IVIGUAL FF*	TOTAL FR
2000	6601	HOS 16K RAN	RAH	16000	22	60		B	` 55	0-20000	11-0000
	NT EF≈	90909-09 11-0000	FAILURES	PER M	ILLIO	N HOU	RS				
	LE	VEL 1 DESIGNATION: EM-	H								
PART	NUNBER	*PART DESCRIPTION		E*G/T/0	3+PIN:	STEN	F*ENV*	QLAL+C	LAN T+IND	IVIDUAL FR+	TOTAL FR
2000	CC02		RAM							0.80006	
	<b>₽TEF</b> =	22727-27 44-0000									
		VEL 1 DESIGNATION: DBM									,
PART		*PART DESCRIPTION		E *G /T /I	A +PIN:	SATEN	PAENV+		LAN T # IND	TVIDUAL FR+	TOTAL FR
		HOS 256K RAH		-						3-20000	
		NUS 630N 886		230000	<u>د ب</u>	00			~ ~	3460440	

ORIGINAL PAGE IS OF POOR QUALITY

.

The legends of these and following tables are defined as:

TYPE - Integrated circuit type

G/T/B - Number of gates, or of transistors, or of bits

- TEMP Junction temperature predicted with MIL-HDBK-217B
- ENV Environment (GB ground-based benign or standard office environment)

QUAL - quality/screening level (B-MIL-M-38510, class B). QUANT - not listed in table 5-1 or 5-2 INDÍVIDUAL FR - individual faiure rate (per million hours)

Some of the other terminology in these and following tables and figures is as follows. Mnemonics representing elements of the FMP are the same as those shown in Figure 5-1, such as "FOT" for "fanout tree" or "TNC" for the "control portion of the transposition network". "MRT" has been used for "mean down time"; the programmer was thinking that all down time was repair time. "RE" recovery efficiency is the fraction of the time that a retry is successful. For example, for a single bit failure in memory covered by SECDED, RE is 1.000. For a catastrophic "single point" failure, RE is 0.000. "Single point" identifies those portions of the system where a failure at a single point disables the system.

#### 5.2.3.3 AVAILABILITY OF THE FMP

The major task of this section is to assess the bounds of MUT, and availability using the program DESIGN. Using the program we can thoroughly investigate critical factors pertinent to the failure, repair, and recovery processes. As required, the following determinants of system interruption and downtime have been included:

- \* Permanent and Intermittent Hardware Failure and Repair Rates
- \* System Automatic Elecovery Features
- \* System Manual Recovery Rates

Sufficient data have been collected for design new systems successfully. With these data and all informations from the previous sections, the program provides an output with all salient input data and analytical results. The computer printouts used designations matching those on the block diagram of Figure 5-1. Corresponding to Table 5-4, Figure 5-2 shows a print-output which points out the upper bounds of MUT, and availability of the FMP are 1,032 hours, 0.43 hours, and .9995, respectively, as the MTBF of the hard failure is the same as the MTBF of the intermittent failure. Similarly corresponding to Table 5-4, Figure 5-3 presents an output which shows the lower bounds of MUT and availability are 3.5 hours and .9554 respectively, when the MTBF of the hard failure is ten times of the intermittent failure.

## 5.2.3.4 SENSITIVITY ANALYSIS

Since some factors shown in the previous sections are uncertain, and the failure rates of the memory packages are unknown, a sensitivity analysis has been made to study how those factors affect MUT, MDT, and availability of the FMP. Here we perform an experiment with respect to all the factors. In the experiment, some wide range varieties are considered, as in the following:

 Two levels of the failure rates of the memory packages, namely the upper bounds and the lower bounds as shown in Section 2.1

NAME	RN	MT BEEP)	NTRFCI) SPEN	DRT	SRT RECP	) RE(1)	DMRT	· MUT	HRT AVAIL
CU	1 1	1 3 64 9	13649 0-000	1.00	0.00 0.00	0 0.000	0.10	6824.5	0.550 0.999919
CUH /	. <b>2</b> 2'	9000000	- 0 • 00 Q	0.25	0-00 0-00	0 0.000	0.10	NO EFFECT	ON PERFORMANCE
TNC	1 1	321532	321532 0.000	0.50	0-00 0-00	0 0 = 000	0.10	160766+0	0-300 0-999998
ุ F 3 <b>T</b>	1 1	64287	- 0.000	0.25	0.00 0.00	0 0.000	0-10	64287+0	0.250 0.999996
TN	11	5843	- 0.000	0.25	0.00 0.00	0 0.000	0.10	5843.0	0.250 0.999957
EM-C	521521	2550 138	2550138 3.000	1.00	0-00 0-00	0 0.000	0.10	2447 + 3	0-550 0-999775
EM-M	52 15 21	9000000	- 3.000	0.25	0-00 0-00	0 0.000	0-10	17274-5	0.250 0.999986
DBMC	1 1	76504	76504 .3.000	100	0.00 0.00	0 0.000	0+10	38252-0	0.550 0.999986
DBM	512512	9000000	- 3.000	0.25	0.00 0.00	0 0.000	0.10	17578.1	0.250 0.999986
PRD C-1	128129	75545	75545 0.005	1:00	0+25 1.00	0 1.000	0.10	50162.4	0-222 0-999995
PR3 C-2	128129	75545	75545 0.005	1.00	0.25 1.00	0 1.000	0.10	50162-4	0.222 0.999996
PR0 C-3	128129	75545	75545 0.005	1.00	0.25 1.00	0 1.000	0-10		0-222 0-999996
PRJ C+4	128129	75545	75545 0.005	1.00	0-25 1.00	0 1.000	0.10		0.222 0.999996

.

FMP

TOTAL =

1032-1

0-43 0-999585419

ORIGINAL PAGE IS OF POOR QUALLITY

 LEGEND

 R
 Number of Devices Required to be Operating for Success

 N
 Number of Devices Available

 MTBF(P)
 Mean Time Between Failures - Permanent

 MTBF(I)
 Mean Time Between Failures - Intermittent

 SPFM
 Percentage of Failures that are Single Point Failures

 DRT
 Device Repair Time - Permanent Failures

 RE (P)
 Reducery Efficiency - Permanent Failures

 RE (I)
 Recovery Efficiency - Intermittent Failures

 DMRT
 : Device Manual Recovery Time

Figure 5-2. Print Output of the Upper Bounds of MUT, MRT and Availability of the FMP

5-15

.

I A ME	RN	MTBF( P)	MTOF(I) S	SPEM DRT	SRT RE(P)	RECI	DMRT	MUT	4 R T	AVAIL
CU	1 1	13 64 9	1365 J.	000 1.00	0.00 0.000	0.000	0.10	1240.9	0-182	0.999851
CUM	22	90909	, <b>)</b> .	000 0.25	0-00-0-00	0.000	0.10	454 54 - 5	0.250	0.999995
FOT	<b>i</b> 1	64287	0.	000 0.25	0.00 0.000	0.000	0.10	642.87 .0	0.250	0.999996
TNC	1 1	321532	32153 ).	000 0.50	0.00 0.000	0.000	0.10	29230.0	0.136	0.999995
TN	1 i	5843	0.	000 0.25	0.00 0.000	0.000	0. 10	5343.0	0.250	0.999957
EM-C .	521521	2550138	255014 ).	000 1.00	0.00 0.000	0.000	0-10	445.0	0.182	0 . 9 9 9 5 92
EM-N	521521	22727	) <b>.</b>	000 0.25	0.00 0.000	0.000	0.10	43.6	0.250	0.994 302
DBMC	1 1	76504	7651 ).	.000 1.00	0.00 0.000	0.000	0.10	6955.4	0.182	0 . 9 9 9 9 7 4
D 9 M	512512	5632	<sup>-</sup> ).	000 0.25	0.00 0.000	0.000	0.10	· 11 • 1	0.250	0 . 977 969
PR0 C-1	128129	33572	3357 ).	005 1.00	0-25 0-000	0.000	0.10	23 • 7	0.100	0.99578
PR0C-2	128129	33572	3357 0.	005 1.00	0.25 0.000	0 <b>.00</b> 0	0.10	23.7	0.100	0.99578
PRD C- 3	128129	3 3 57 2	3357 ).	005 1.00	0.25 0.000	0.000	0.10	23.7	0.100	0.995783
PROC+4	128129	33572	3357 0.	.005 1.00	0.25 0.000	0.000	0.10	23 . 7	0.100	0.99578

	LEGEND				٠,
R N MTBF(P) MTBF(I) SPFM DRT SRT RE (P) RE (I) OMRT	<ul> <li>Number of Devices Required to be Operating for Success</li> <li>Number of Devices Available</li> <li>Mean Time Between Failures - Permanent Mean Time Between Failures - Intermittent</li> <li>Percentage of Failures that are Single Point Failures</li> <li>Device Repair Time - Permanent Failures</li> <li>Single Point Failure Repair Time - Permanent Failures</li> <li>Recovery Efficiency - Permanent Failures</li> <li>Recovery Efficiency - Intermittent Failures</li> <li>Device Manual Recovery Time</li> </ul>	FMP	TOT AL =	3+5	0.16 0.95548497

Figure 5-3. Printout Output of the Lower Bounds of MUT and Availability of the FMP

,

- Two levels of SECDED improvement factors, taking "two" as the lower bound level while the upper level corresponding to the upper limit of different memory packages stated in Section 2.2
- 3. The ratio between the MTBT of intermittent failure to the MTBT of permanent failure are 1, 5 and 10.
- The recovery efficiencies are chosen from 70% to 100% with 10% increment.

The results are summarized in Table 5-6. From the results we learn the availability changing only from 96.13 to 99.96% is not significantly affected by those factors. If the memory packages are of a low reliability level and SECDED improvement factors are low, MUT and MDT are affected slightly by them. On the other hand, if the memory packages are highly reliable and SECDED improvement factor is large, the MUT is increased by 200% to 300% and the MDT is decreased by 25% to 30% as the ratio between the MTBF for permanent failures (MTBF(P)) and the MTPF for intermittent failures (MTBF(I)) changes from 1 to 5. Under the same conditions the MUT increases very rapidly as the recovery efficiency is close to 100%. Finally it can be pointed out that the MUT is significantly affected by the reliability quality of the memory packages as expected.

5.3 ERROR DETECTION AND CORRECTION

#### 5.3.1 Error Control Coverage

In the baseline system there are a number of mechanisms for error detection and correction. These include error detection and correction on all memories, with sufficiently powerful codes to guarantee uncorrected error rates lower than a specified requirement, and undetected error rates below an even lower required rate.

Table 5-6.	Sensitivity Analysis of the MUT, MRT
•	and Availability of the FMP

.

.

.

.

RUN NQ.	PACKAGE FAILURE RATE	Reliability Improvement Factor	MIBF (P) MIBF (I)	RECOVERY EFFICIENCY (Z);	MUT	·HDT	AVAIL ABILI
1	.1 f/Mh	*	1 .	70	194,3	.16	.999
2	•	<b>"</b> "	1	80	263,9	.18	.999
3	.π	· <b>n</b>	1.	90	411.4	.23	.999
4	n	· ·	1	100	1032,1	40	.999
5		п	5	70	68.5	.12	.998
6	. 17		5	80	95.0	.13	.998
7	n		5	90	155.1	.15	.9990
8	m	<b>.</b>	5	100	421.5	.23	.9994
9			10	70	37.8	.11	.9971
10			10	80	<sup>.</sup> 52.7	.12	.9974
11			10	90	87.1	.13	.998
12	, ,	Ħ	10	100	249.2	.18	.9993
13	17	2	1	70	109,1	.18	.9984
14	π	2	1	80 <sup>′</sup>	135.3	.20	.998
15 ·	n	2.	1.	90	178.2	.23	.9987
16	π	2.	1.	. 100	260.9	.29	.9989
17	त्त	2	5	· 70	52.1	.14	.9974
18	Ţ	2	5 ·	80 .	68,9	.15	.9978
19		2	5	90	101.7	•17	.9983
20	TT I	2	<sup>-</sup> 5	100	194.0	.24	.9988
21	W	. 2	10	· _ 70	· 27.9	.12	.9957
22	<u> </u>	2	10	. 80	37.8	.13	.9966
23	*	2	10	90	60.0	.14	.9976
24	N	. 2	10	100	145.4	.21	.9986
Note	64K R		16K RAM 64K RAM 256K RAM	1.6 f/Mh	-		•

ORIGINAL PAGE IS OF POOR QUALITY The mechanisms fall into three classes. First, there are errors such that immediate correction is done, even if there is a single hard error in the machine. Error correction in memory is such. Second, there are errors that are detected immediately when they occur. Third, there is a repertoire of checks which is intended to detect as many as possible of those errors not detected immediately. For example, memory words are initialized to "invalid". As long as a substantial amount of memory is in the "invalid" state, there is a substantial chance of detecting a memory addressing error because of the "invalid" word fetched in response.

Table 5-7 shows the pecentage of the total chips in the FMP that are covered by each made of error correction. There are approximately ninety-eight thousand chips (49% of the machine) that have error correction capabilities applied to them in the baseline system. These are the memory chips. In addition there are about twelve thousand additional chips that are involved in data transfer paths of sufficient parallelism that the addition of error-correcting check bits in parallel would represent a modest (20% to 40%) increase in parts count. There are one hundred eightteen thousand chips in the baseline system that have immediate error detection. This includes all the memory chips plus the transposition network which has the EM error detection code on all data passed through it and parity on microcode ROMs. We could add about nine thousand chips to this total by putting a modulo-3. check digit on all arithmetic units and adding parity or SECDED to the parallel path from CU to processors. Additional chips would be required by such additional error detection.

5-19

UNIT	Error Control	Methods Available at	Reasonable Redundancy	Error Control	Methods Obscure
	No. Chips	Error Detection	Error Correction	No. Chips	Comments
PE	7k arith	mod-3 check digit for arith. parity on microcode.	Retry on error(?)	34k non-arith.	(Note 2)
PDM/ PPM	38k mem.	yes (Note l). SECDED will work.	yes (Note 1). SECDED will work.	14k control	Many errors will be address errors, also
TN	10k	EM's SECDED catches hard errors(Note 1)	Under investigation		
em	31k mem	SECDED or better if needed. Note 1	SECDED or better if needed. Note 1	16k control	Note 2
Fanout	2K in paral- lel paths	Can add parity	Can add SECDED at 25%	lk single . signal	Note 2
CU	½ mem.	Same as PDM	Same as PDM	3k	Random logic Note 2
DC				lk	EC not used during user program
DBM	29k mem.	SECDED or stronger. Note 1.	SECDED or stronger code. Scrubbing of errors. Note 1.	2k control	Note 2
TOTAL POSSID		127k chips have error detectible at same clock that error occurs	120k chips have error correctible even if hard failure exists	71k	Dominated by PE logic, and memory controls. 41% of NSS.
TOTAL as per baseli		118k chips have error detectible at same clock that error occurs	108k chips have error correctible even if hard failure exists	80k	Dominated by PE logic, and memory controls. 45% of NSS.

# Table 5-7.Error Control Methods and ApplicabilityTable 5-7.Error Control Methods and Applicability

Note 1. This error detection/correction is included in the baseline system as described in the final report.

Note 2. Consistency checks, initialization to "invalid", confidence tests, etc. are designed to forestall any error from going undetected for too long. Undetected transient failures are the primary concern.

## 5.3.2 Improvements over Reference 1

Reference 1 lists a large number of reasonableness checks that attempt to monitor the errors in that 40% to 44% of the FMP for which direct error correction and error detection cannot be implemented simply. These include tests for "invalid", the code to which memory is initialized. These include a check for illegal opcodes, or memory addresses out of bounds, including bounds checks on index calculations. Unnormalized numbers should never be fetched for a floating point operation. The list goes on. All of these are helpful. None, obviously, gives absolute protection.

Three items should be added to the design of reference 1 in the area of error detection and correction. These follow.

5.3.2.1. <u>On-line Processor Spares</u>. An on-line spare processor is extremely effective in eliminating repair time, or postponing actual repair until convenient. Appendix C describes the implementation in detail. One spare per cabinet is provided.

5.3.2.2. <u>Error Detection, Error Correction in PDM, PPM, and CUM.</u> These memories, whose memory chips account for 19% of all the circuit packages in the FMP, are to be provided with error correction. The final report seems to have obscured this requirement by laying stress on an error correction method which quite possibly may not work. Likewise, error detection for uncorrectible errors is to be provided. SECDED is being provided in the baseline system, as of this report. 5.3.2.3. Error Correction in the Transposition Network. The error correction code of the EM provides error detection against hard failures in the transposition network and error correction against single transient failures. This is included already in the baseline system design, even though reference 1 failed to emphasize it. It is possible to provide a TN design which corrects for single hard errors in the TN, just as SECDED corrects for single hard errors in memory. The best code for this purpose has yet to be determined. One design adds three signals to the already nine-wide TN path. Four Hamming check bits are applied to the eight data bits in each byte. The OR of all twelve bits can serve instead of the strobe, since all parities are odd. The byte-correcting code is in effect concatenated with the SECDED code used in EM, so no overall parity is needed for error detection; the SECDED takes care of that.

## 5.3.3 Duplexed Computation

For an almost 100% check on the computation, one can repeat the user program, using a different set of 512 processors for the second run. Using the processor switching of Appendix C, one can run the problem first with the spare at the right end, and then second with the spare at the left end. If the answers agree, the answer is presumably free of any hardware error. Note that this method is simpler, from a hardware implementation point of view, than operating the processors in pairs which shadow each other, but, like having pairs of processors do the same computation, it also cuts the throughput in half.

# 5.3.4 Hard Error Tolerance

The habitual use of confidence and diagnostic checks, together with all the above error detection, assures that a hard failure cannot remain undetected for long in the FMP. Repair time is essentially zero for failures in that 82% of the chips in the FMP, where either error correction allows the FMP to continue to run in spite of the error, or processor switching switches in a spare processor while the bad processor is removed and replaced at leisure. For the remaining 18% of the components, repair is needed before the FMP can continue to run. Thus, detection of hard failure is more than adequately done and availability is aided by having 82% of the failures associated with "zero" repair time, or postponable repair.

## 5.3.5 Transients

60% of the packages, if involved in some transient error, will produce effects that are immediately detected and usually corrected, leaving 40% not covered. Obviously, it is better to include tests that have some chance of detecting error than not to have such tests. However, it is difficult to guarantee that all transient errors will be caught before the run ends for 99.9% of the runs. Even if we add mod-3 check digits in arithmetic, and parity in the CU-to-processor fanout tree, 36% of the packages remain in this category. The part of the machine where detection of transient error is less than perfect consists of the memory control and proecessor logic, primarily not the arithmetic portion of the processor, but instruction decoding, register addressing, shifting, and miscellaneous logic.

The main defense against transient error is, and always has been, proper electrical and logic design. Wiring rules, noise budgets, crosstalk calculations, maximum delay calculations, and so on, are all part of the design.

#### CHAPTER 6

#### TRADEOFFS DELINEATED

## 6.1 INTRODUCTION

The design of the FMP will result from tradeoffs among a number of factors

- \* Performance
- \* Reliability
- \* Availability
- \* Programmability
- \* Spectrum of Applications
- \* Cost
- \* Schedule
- \* Risk

The first four factors are explicitly mentioned in the statement of work for the extension to this study contract. The fifth, the spectrum of applications for which the FMP is to be designed, is mentioned here as it has a direct bearing on the results of some of the tradeoffs. For example, a scalar processor would probably not be included if the applications were strictly limited to aerodynamic flow and meterological problems. Yet the scalar processor will be necessary for some other applications and will interfere only slightly with the other desiderata.

Programmability covers two distinct aspects. First, is the system one with which the compiler writer can successfully contend? Second, is the system presented to the user, including its FORTRAN, an easy one? Following are short discussions of specific issues where the result is a trade between factors. In many cases, simulation using test cases taken from the intended spectrum of applications is the appropriate tool to resolve the tradeoffs.

## 6.2 LANGUAGE DEFINITION

A part of the language definition in the extended FORTRAN to be used for the FMP in an exercise of trading off throughput vs. programmability. Proper language design finds some point where almost the maximum throughput of the machine can be applied to the desired spectrum of applications with little difficulity from language restrictions or awkard constructs. That is, the language restrictions necessary to ensure throughput do not interfere much with one's ability to write programs for the selected set of applications.

However, we note that programmability for all applications will interfere greatly with throughput, and that absolute maximum throughput for all applications is likely to require a depth of analysis beyond that feasible in the compiler.

6.3 MATCHING THE COMPILER AND THE INSTRUCTION SET

Hardware capabilities that are unused by the compiler are a waste of money and represent a flaw in the design. Capabilities in the language, that would be commonly and frequently used, for which the hardware provides no convenient way for the compiler to implement, result in awkward and inefficient code, and are also a flaw. However, the hardware, once specified, is not likely to

6 - 2

have its instruction set expanded much during the life of the machine, while the compiler presumably will continue to evolve during that same period. Therefore, it is the capabilities of that eventual hoped-for compiler, not the simplicity of the first one, against which the instruction set is to be judged. An example is the loading of PPM conditional on the "enable" bit. Our first compiler has no use for such a conditional capability. However, the capability costs almost nothing, since loading memory must be conditional on "enable" anyway, while the capability allows a type of concurrency between processors which we expect to be useful in the long run.

## 6.4 WORD FORMAT

In reference 1, a word format of 1 bit sign, 8 bits exponent, and 39 bits fraction part is suggested as ideal for the FMP. The BSP uses 1 bit sign, 11 bits exponent, and 36 bits fraction. The format with 7 bits exponent was determined as adequate for the Navier-Stokes application. The BSP format was arrived at after judging the precision and range requirments of a wide variety of applications. Thus, the BSP word format is more likely to be suitable for a wider variety of applications, some of which will require the additional range on the exponent, while the requirement of 10 decimal digits precision for the Navier-Stokes equations will be satisfied with either format.

Therefore, for the purpose of being adaptable to a wider range of applications, and not incidentally, for the additional purpose of being format-compatible with an existing commercial product, it is proposed to standarize on a word format containing 1 bit sign, 11 bits exponent, and 36 bits fraction part.

#### 6.5 INSTRUCTION FORMATS

There is a well-known tradeoff between code file size and ease of decoding the individual instruction. For example, a full-length address field in the instruction allows the use of absolute addresses where appropriate, whereas if the instruction has a short address field, it must always be with respect to some base address held in the hardware.

In the present instance, a variation which we wish to test by simulation, during phase II, is the use of 32-bit and 16-bit instructions. The 16-bit instruction has room for only two register addresses; the 24-bit instruction contains three. Therefore the use of 16-bit formats will speed up instruction fetching while interfering with the optimization of the use of registers in the processor. According to one example tested, the instruction fetching is already faster than arithmetic execution, and 24-bit instructions will be preferred.

## 6.6 SECDED

Rigid requirements were set up for main memory in the FMP, consisting of PDM, PDP, and CUM. Less than one bit in  $10^{16}$  is to be in error uncorrected, and less than one bit in  $10^{18}$  is to be undetected. To satisfy these requirements, a single-errorcorrection, double-error-detection code is proposed. However, at this writing the actual error rates and failure mechanisms of the memory chips to be used are unknown. When these error rates and failure mechanisms become known, the SECDED should be reevaluated to make sure that it is neither too weak to cope with the error rates actually occurring, nor an overkill causing unnecessary cost. Since SECDED may permit the scheduling of repair while the system continues to run in degraded mode, it produces savings in maintenance cost while improving availability. The memory chips would have to be unbelievably reliable before SECDED did not pay for itself.

#### 6.7 TRUSTWORTHINESS VS. THROUGHPUT

In considering error correction and detection, we credit the FMP, not with the total number of right answers it produces, but with the amount of answers that a rational user can use with confidence. One approach to trading off error correction and detection against raw throughput is to maximize this effective throughput. With no error correction at all, it is determined that most answers are probably wrong, and the effective throughput is practically zero, even though reams of so-called answers might be coming off the printer. With triple redundancy and voting on every element in the system, the throughput would be a fraction of the raw throughput with no error correction, but the answers would be very trustworthy. Somewhere between these extremes is an optimum. As explained in the last part of section five, the existing baseline system design has sufficient error detection that there is little chance for a hard error to go undetected for long. A more severe problem for the FMP is the defense against transient errors.

In the baseline system design described in reference 1, 54% of the packages in the system have single error correction, so that any single error produced in these packages is corrected during the run, which continues to produce correct answers. 11% of the packages have immediate detection of any errors in them, so the run terminates immediately if errors occur in them. The other 35% of the packages are covered by a variety of error checks, which are intended to eventually detect any errors. However, the detection is indirect and not immediate, and some transient errors will remain undetected. If we apply additional error checks, throughput is reduced, but trustworthiness of the results is improved. Figure 6-1 is an oversimplified graphical representation of the effect. At some reasonable amount of error control circuitry, the effective throughput is maximized. Using f to represent the fraction of the total hardware devoted to error control (assuming total hardware remains constant), we can plot  $T_0$ , the "raw" throughput, equal to the number of inches in the pile of printout per hour, and T, the effective throughput which is the amount of useful answers produced.  $T_0$  decreases with f. In fact,  $T_0$  decreases faster than linearly with f, since (1-f) of the hardware is devoted to producing useful output, and the fraction f that checks for errors can only interfere. We can write:

 $T = (T_0 \times (1-f))/G(f)$ 

The function G(f) can only increase with f, for any rational design.

Finding the form of the function G(f) is probably not feasible. What can be done, however, is to estimate the effect on the detected and undetected error rates for any particular proposed error detection/correction technique, together with its effect on parts count or raw throughput. Each proposed error control mechanism costs a certain percentage of the equipment, has a certain throughput reduction associated with it, and catches some percentage of otherwise uncaught errors.

As an example, consider the addition of a modulo 3 check digit to arithmetic computation. Generating the check digit takes almost as much additional logic as is already in the adders being checked. Thus, adding 7% to the chip count of the machine catches almost all errors occurring in what is now about 7% of the machine. In addition, the 7% new packages create errors of their own, which will usually be detected as arithmetic errors, so they do not add to the undetected error rate, but do create false alarms.

6`~6

Is a 7% false alarm rate added to the rate of detected error, a 7% increase in parts count and power, plus the throughput reduction due to the extra clocks used for checking, a fair price to pay for the X% decrease in the rate of undetected error? When the actual percentages are determined, perhaps the question can be answered.

#### 6.8 Parity within Processors

Data transfers within the processor have been designed on the expectation that the reliability and accuracy of digital operations in logic circuits can be made as perfect as desired at the design stage, using worst-case design. Whatever the error requirements, careful design can ensure that the performance exceeds them.

Parity checks on inter-register transfers could be implemented, including transfer to the memory address registers. Such parity checks will add about five chips to the processor logic for each parity check required. Four parity checkers, or twenty chips, may be needed. In addition, one clock, for the parity checking, will be added to many operations, including most of the operations that are now one clock long. Although no careful study of the situation has yet been done, it is apparent that parity checking internal to the processor will add 20% to the component count of the PE, will add errors of its own, and will degrade raw throughput significantly, while failing to check any of the processor logic operations, only the transfers.

## 6.9 INSTRUCTION FETCHING MECHANISM

In section two, the equipment description, a particular scheme for overlapping the execution of noninterfering instructions, and for doing some anticipatory instruction fetching was described. This scheme has not been validated in simulation to see how well it




Figure 6-1. Throughput vs. Error Detection

works in real program streams as emitted by the compiler. Simulation studies to determine how simple an instruction fetching and overlap mechanism we can have and still maintain throughput would be desirable. Fortunately, most of the processor design details are independent of these decisions.

#### 6.10 LOADEM AND STOREM BLOCK FETCHING

The baseline system as described in Chapter Two of this report omits from the LOADEM and STOREM instructions the ability to stream N words out of each EM module in parallel for a total of 512N words per instruction. Initial work on handcompiling from FORTRAN source for the NSS indicates that almost all fetching from EM is with N=1. (Example: SUBROUTINE TURBDA, See Ch. 3) If this turns out to be true in general, the block fetching capability is not worth the complexities it costs. Simulation, using test cases taken from real code, with multiple-word fetches allowed and disallowed, can be used to evaluate the effect on throughput. If N greater than 1 is necessary, the following changes to the baseline system of Chapter Two are seen:

- \* Rearrangement of data on DBM-EM transfers is required, as described in the final report, so that, for N>1, data in EM along the index in which streaming is taking place are all found in the same EM module. Rearrangement is neither needed or desirable when N=1.
- \* The requirement for rearrangement of data disallows most equivalencing on EM arrays, a restriction on normal FORTRAN that need not be imposed if N=1.
- \* EM module design becomes more complicated. To keep up with the TN streaming rate, the EM module is divided into two

submodules, as a side effect making the SECDED code less effective. A need to increment the EM address per word while streaming also adds complexity, especially since the increment is a large integer, not unity.

\* There is additional compiler complexity.

Enforcing the restriction that N must be 1 thus enhances reliability and availability, while simplifying compiler and operating system, and having an undetermined effect on throughput.

#### 6.11 OVERLAPPABLE EM ACCESS

A fourth instruction execution station could be added to the processor which would handle the EM access independently of the integer and floating point units at the expense of requiring two units contending for PDM, namely this EM unit, and the previously identified memory control. Having issued an EM fetch to this unit, no fetches from PDM would be allowed.

The amount of increased overlap obtainable is dependent on the compiler's being able to insert the EM fetches ahead of the place where the data is required. In some of the loops in the benchmark programs, this requires the insertion of the EM accesses for the next iteration inside the current interation. The question to be answered by a tradeoff study is whether the increased compiler complexity required to exploit such an addition to the design produces enough increased throughput to be worth the difference.

#### 6.12 SINGLE PROCESSOR MEMORY

Processor memory is separated into two separate memories for the sake of increased throughput. Data fetching and instruction fetching go on in parallel. Furthermore, no conflict resolution between fetching program and data need be implemented. The traditional way of getting interlace between two memory modules in a single memory system is to make module number the least significant bit of the address. This particular method would not work in the processor, since data is fairly random, and program steps, although sequential, are interspersed with data fetches and Thus, the two-memory design of the baseline system stores. achieves better interlacing than the traditional scheme. However, it has the drawback that program and data memory is not interchangeable; a program just over 8192 words cannot overflow into data memory, and similarly for data. ١,

An alternate design for the processor memory is as follows. Two modules of 16384 words each are used to form a single homogeneous address space. Module number is the most significant bit. The compiler assigns all program addresses to the upper module and all data addresses to the lower module, except that, if either module is full, the other module can be used.

The alternate design achieves just as good interlace of memory accesses as does the baseline system. When memory sizes are exceeded by either data or program but not by both together, the penalty is a slight slowdown, not an inability to run. Memory controls are slightly more complex, since program and data accesses will interfere whenever either overflows its normal half of the memory.

#### 6.13 PROCESSOR PROGRAM MEMORY SIZE, CONTROL UNIT MEMORY SIZE

The processor program memory (8k words) was chosen to adequately hold the aerodynamic flow model programs. Overlay of code from CUM is easy and quick, and allows PPM to be smaller than the entire code file. However, PPM should be large enough so that overlay is not so frequent as to interfere with throughput.

An overlay capability can be provided so that program can overlay into CUM from DMB, via a buffer area in EM. Since such overlay is not needed for the flow model, it was not proposed as part of the initial capabilities of the operating system.

For a different spectrum of applications, larger code files and different sequences of execution may be encountered. Hence, the code storage capabilities of the FMP may have to be reevaluated if there is a change in the spectrum of applications.

## 6.14 EXTENDED MEMORY SPEED, TRANSPOSITION NETWORK SPEED

The baseline system extended memory is constructed of 64k-bit RAM chips, operated at the fastest reasonable cycle time available at the time the FMP is constructed. It was projected for the baseline system that the cycle time would be on the order of 200 to 250 ns for the chip, and that therefore a cycle time for the EM module of 280 ns was appropriate.

If the 64k-bit chip is in fact significantly faster than that, EM would be designed faster to match the chips. But, to go faster than allowed by the 64k- bit chips will require the use of 16k-bit RAM chips, a four-fold increase in memory chip count from 28,655 chips to 114,620, a 43% increase in the chip count in the FMP and a distinctly adverse effect on availability and cost.

The point to be determined by the tradeoff is whether to increase in throughput from using 16k-bit chips is worth the extra cost, additional failures, and extra power of using 16k-bit chips in the EM modules.

The results of this tradeoff will be a function of how much computation is accomplished per fetch from extended memory, which is very dependent on the specified spectrum of applications. It was clear that for the aerodynamic flow problems, and almost certainly for the meterological problems also, that the 64k-bit chips will have more speed than needed. It also appears (according to the Electronic Times of November 7), that actual 64k-bit chips will be faster than those postulated for the baseline system. Simulation, using inputs that represent the entire spread of intended applications, is the appropriate tool for investigating this tradeoff.

The TN speed and design will have to be adjusted to match the EM speed. Thus, the revision in TN design will also have to be factored into the tradeoff. An EM made faster by using 16k-bit chips is partially self-defeating, since the wire lengths from EM to processor, now about 40 feet, will get significantly longer when the EM quadruples in physical size.

6.15 CONTROL UNIT SPEED

The speed of the control unit, including the implementation of specific instructions such as DIV 521, DIV 512, and MOD 521 that are needed for specific CU actions (in this case, calculating EM address and TN settings), is best determined by simulation using test cases that cover the entire spectrum of applications. A very fast MOD 521 instruction has been described by C. R.Vora in U.S. patent 3,980,874. Since there is only one control unit in the entire array, the optimum CU design is clearly that one that almost never interferes with throughput. On the other hand, a too fast and hence unnecessairly complex CU will have adverse effects on reliability and availability, and possibly will also make the compiler design more complex if some of the complexities require cooperation from the compiler to be effective. This optimum CU design is a function of the spectrum of applications.

#### 6.16 SCALAR PROCESSOR

## 6.16.1 Dependency on Spectrum of Applications

The FMP has been described as an array of 512 processors and a control unit. The control unit concerns itself with synchronization, some address calculation, and loop control. All floating point arithmetic is done in the array. Aerodynamic flow models are well calculated on this machine. However, there are other applications, which do not have sufficient parallelism almost everywhere in the algorithm to be efficiently computed on this machine. If it is desired to broaden the spectrum of applications of the FMP, it is desirable, for some applications, to furnish a scalar processor to take over those portions of the floating-point calculation where most of the processors are idle waiting for a few to complete calculations. The term "scalar Processor", as used here, refers strictly to floating point scalar computations. Loop control and other program execution control where a single decision controls the processing of the entire array has been accomplished, on other architectures, by the "scalar processor" portion of the equipment. These functions are included as an essential part of the control unit, and in so far as they are scalar, the control unit is a scalar processor, whether or not specific equipment for handling floating point scalars is supplied.

An evaluation of which applications are going to require the addition of a scalar processor for efficient mapping onto the FMP has not been made. It is suspected that the meteorology applications are like the aero flow models and will not require a scalar processor. Whether a scalar processor is desirable, and which of the several options mentioned below for including a scalar processor in the design, is a function of the intended set of applications, and can therefore be defined properly only when NASA defines the amount and kind of extensibility of scope that is desired for the FMP. The baseline system as described includes the third of the three design options below.


6.16.2 <u>Simple Scalar Processor</u> The simplest recipe for providing a scalar processor capability in the FMP is simply to provide a faster, more powerful processor for processor number 0. The first processor is the one that will be assigned to vectors of length one; and which will be executing processor code when the compiler can find no parallelism. Thus, without doing anything special to the compiler, we gain some scalar capability by simply making the first processor a faster one. During parallel swatches of code, this processor cooperates with the others, and the program does not know that it is different. Those swatches of code where 512 processors are idle take much less time because the first processor has been made faster. When short swatches of scalar and vector code alternate, overlapping of scalar and vector operations occurs.


6.16.3 <u>Added Processor</u> The simple system does not give the scalar processor any particular speedup for accessing EM. It does not give the scalar processor any faster way of handling those actions that require cooperation with the control unit. At the expense of complicating the compiler, we can add scalar processor hardware that is separately programmed, and which can subsume some of the control unit functions for scalar processing. Suppose we provide a separate, and different processor, which has i its own access to extended memory, and which is designed to execute a more nearly independent code stream than that of the 512 processors in the array. Figure 6-2 shows a block diagram of the FMP with such a scalar processor represented. Langauge extensions and programming methods for using such a capability will have to be defined.

Extended memory is "core" for the FMP. The amount of accessing into extended memory by the scalar processor may be such that extended memory speed will be a bottleneck for those applications that make extensive use of the scalar processor capability. Hence, for some range of applications, a faster extended memory (and hence one with fewer bits per chip), must be provided. Using 16k-bit chips instead of 64k-bit chips, for more TM speed, increases from 29,176 memory chips to 116,704 memory chips, an increase of 44% of the package count of the entire NSS.

The added processor has LOADEM and STOREM instructions in its instruction stream which do not require the cooperation of the CU, merely contend with it for access to the extended memory. The synchronization between the added processor and the CU is thereby reduced, while requiring the compiler to determine when synchronization is required for correct execution of the program. Scalar processing and vector processor on the same data must be done in the correct order.

6.16.4 <u>Enhanced Control Unit</u> It has been suggested that scalar processor capability can be achieved by adding floating point instructions to the control unit. This also may imply that the control unit be speeded up from its no-scalar-processor design so it has the free time to perform as a scalar processor. The discussions about accessing EM apply to this option as well as they apply to the previous one.





ORIGINAL PAGE 12 OF POOR QUALITY

6.16.5 <u>Recommendation</u> Simulation of various programs across the entire spectrum of applications is recommended as a means of determining which of the several recipes for providing a scalar processor is to be adopted, if any. The budget for compiler writing is also to be consulted, since the separate processor requires additional decisions on the compiler's part, as well as additional language extensions perhaps.

## 6.17 MARGINAL CHECKING

A strategy for weeding out incipient failures in electronic equipment is to vary some parameter up and down from its nominal value, measure the margins, and determine when those margins are deteriorating, and what the faulure mode is at which they fail. The parameter being varied can be supply voltage, clock frequency, temperature, or anything else that appears to affect operation. It has been determined that marginal checking is useless for worst-case designed digital circuits. However, as noted in the final report, LSI cannot be worst-case designed in the conventional sense, and marginal checking may be valuable for weeding out those low-margin LSI packages that have a higher than normal transient error rate.

#### 6.18 COMPONENT TECHNOLOGY

The speed of any given system architecture is ultimately limited by the performance of the circuit from which it is assembled. The final component choice for the FMP will weigh carefully the trade off of speed (and power) consideration against the risk and cost. The inital procurement cost of a more advanced technology providing more desirable performance is easily measured. It is usually shown that the initial cost of more advanced circuit are easily justified in overall system performance improvements. (Thus reducing the cost per operation.) However, the risk in selecting a more advanced and higher performance circuit invariably may be considerable, with potential for affecting the production of system being built in a number of ways: .

- \* The delivery may be slow due to low yields.
- \* Failure rates may be higher than anticipated.
- \* The performance characteristics of devices made in production may be degraded from the original developmental samples and design goals.
- \* Low usage may discourage development of second sources, and result in continued elevated prices.
- \* Unforeseen application problems discovered only during system checkout could require redesign or retrofit.

It would be very desirable from a system performance point of view to be able to use the fastest circuits possible. However, the possible risks that accompany this choice make it imperative that a very careful tradeoff analysis be conducted given the choice of a mature, slow (but adequate) speed technology and an advanced faster speed technology.

# 6.19 EXPANSABILITY

By expansibility we mean generalizability and expandability. The NASF design has many features allowing an upward compatible second copy, as well as features allowing the upgrading of the NASF itself. This section lists some of the areas in which expansibility is found.

6.19.1 <u>Address Sizes</u> The address sizes are uniformly larger than the memories they address, allowing the memories to be replaced by larger ones.

Data Base Memory holds 134 million words  $(2^{27}$  and is addressed by the control unit whose register size is 32 bits.

Extended memory holds 34 million words (just over  $2^{25}$ ) and is addressed by processor (32-bit integers) and control unit (32 bits).

Control unit memory holds 32k words  $(2^{15})$  and is addressed by the control unit whose integers are 32 bits long. Care  $\{v_{2b}\}\)$ be exercised not to insert 16-bit address register that cannot be expanded.

Processor data memory holds 16k words  $(2^{14})$  and has a l6-bit address. A four-times expansion of PDM is thus permitted.

Processor program memory holds 8k words  $(2^{13})$  and has a 16-bit address.

Upgrades by replacing the memories with larger ones are therefore very feasible.

6.19.2 <u>Transfer Rates</u> There are a number of options for increasing the transfer rates between portions of the FMP. Many of these are discussed in other paragraphs in this section, and clearly, new transfer rates could be chosen for any new design, depending on the results of tradeoff studies. As a retrofit, the easiest area to increase transfer rates is in the DBM-EM transfers. This is fortunate , since if some virtual memory scheme is implemented, this is the area of the baseline design that may have to be improved. Each EM module has a one-word buffer, so no EM changes at all are required for increased transfer rates, just increased parallelism is the accessing of these buffers. The DBM would have to be reconfigured for increased parallelism, assuming that current projections about CCD shift rates are correct. 6.19.3 <u>Memory Size</u> The address space allows increased memory size. The need for increased memory size could arise from a number of causes. CUM is required to hold enough program (both CU. and array processor program) to keep the array busy for a reasonable amount of the time between program overlays from DBM. Thus, complex programs may require increased CUM size.

PDM size is the result of the requirement for temporary variables, and sometimes, for buffering data fetched from EM. The required PDM size is therefore applications-dependent. We believe that the aerodynamic flow problem requires a larger-than-typical PDM, and that larger PDM's are unlikely. However, the expansion opportunity is there.

PPM, on the other hand, must hold enough program to keep the processors busy for a reasonable time between overlays from CUM. For problems, like the aerodynamic model, where there is an inner loop, this implies that at least the inner loop be contained within the PPM. Overlay from CUM is fast, and this will allow reasonable efficiency even when this is not true.

DBM, the window in the computational envelope, must be large enough to hold results from the last job, space for the current job, and the objects being assembled for the next job. If job sizes are to grow, expandability of the DBM is a requirement.

6.19.4 <u>Upgrades via Software</u> Upgrading capability, by adding features to the software, can be accomplished without any hardware changes. The initial software is configured around the areodynamic flow model requirements. A number of features, not required by the aerodynamic flow models, can be added to handle a broader range of requirements, including:

ſ

- \* Windowing of data for executing jobs whose files exceed the size of EM.
- \* Language extensions, including such things as subscripted subscripts, linear recurrences on the parallel subscript, and so on.
- \* Vectorizer, to analyze nonparallel FORTRAN and produce FMP FORTRAN for operation on the parallel machine.
- \* Multiprogramming capability on the FMP. Proper implementation of multiprogramming may require hardware additions as well.

Preliminary Compiler Algorithms for Setting the Transposition Network

Definition of the FORTRAN extensions and restrictions for the NASF requires rigorous definition of the algorithms for setting the SKIP and OFFSET of the transposition network and matching them closely to the FORTRAN constructs.

The issues to be addressed in this memo are:

- 1. Matching of FORTRAN DOPARALLEL to EM accessing.
- Requirements for multiple accessing within a DOPARALLEL construct.
- 3. Optimization of accessing for single access types.

As a preliminary step in addressing these issues a more complete definition of the DOPARALLEL statement needs to be formulated. The DOPARALLEL statement cannot be nested for this results in possible programmer error. Rather the DOPARALLEL statement is defined to have multiple increment sets.

i.e. DOPARALLEL J=J1,J2,J3; K=K1,K2,K3 ...

where	<pre>Jl = initial value most rapidly varying index</pre>
	J2 = final value most rapidly varying index
	J3 = skip distance most rapidly varying index
	<pre>Kl = initial value next most rapidly varying index</pre>
	K2 = final value next most rapidly varying index
	K3 = skip distance next most rapidly varying index
	() ellipses indicates further increment sets

ENDDO; ENDDO

1. Matching Fortran DOPARALLEL to Extended Memory Accessing

Since the entire set of multidimensional DOPARALLEL statements is difficult to discuss, the specific example of three dimensional accessing with a 2 dimensional DOPARALLEL and a single dimensional inner loop will be described in detail. For this three dimensional case there are 6 possible access patterns for any given array corresponding to the possible permutation of the indices.

A(I,J,K)	Case	Ι.
A(K,I,J)	Case	II
A(J,K,I)	Case	III
A(I,K,J)	Case	IV
A(J,I,K)	Case	V
A(K,J,I)	Case	VI

It is necessary for the compiler to determine the SKIP distance and the OFFSET of the transposition network for any of these accesses for the given DOPARALLEL construct. i.e.,

EMARRAY A(IFIRST, ISECOND, ITHIRD) DOPARALLEL J=1, JLIM; K=1, KLIM DO 1 I=1 ILIM S(i) = Access Case (i) 1 Continue ENDDO; ENDDO

The equations for setting the Transposition Network (SKIP and OFFSET) are given in Tables 1A through 1C. Table 1D provides a table for determining index parameters. It is assumed, of course, that the array has been laid out in memory in the FORTRAN sense.

To clarify these equations a complete example is worked out in detail in Figures 1-7. The chosen array; A(5,3,7) has extents less than the number of memory modules (11) and processing elements (10) in a manner similar to that of the NASF problems.

```
Equations for
     Transition Network OFFSET Calculations
Given Ouantities
     N = Number of processors
     M = Number of memory modules
     IAØ = Base address of array having index parameters IØ, JØ, KØ
     IFIRST = extent of first parameter in array
     ISECOND = extent of second parameter in array
     ITHIRD = extent of third parameter in array
Determined Quantities from Figure 1
     ICLIM = Total number of cycles
     IDEL = Skip distance associated with I parameter
     JDEL = Skip distance associated with J parameter
     KDEL = Skip distance associated with K parameter
     ILIM = Array extent assciated with I parameter
     JLIM = Array extent associated with J parameter
     KLIM = Array extent associated with K parameter
Defined quantities
     IC = cycle number
     NN = subiteration number
     Kl = (N^{(IC-1)})/(JLIM) + K\emptyset = least rapidly varying index^{*}
     JI = (N^{*}(IC-I) - (K-K\emptyset) * JLIM + J\emptyset = most rapidly varying index^{*}
     IAØØ = IAØ + (J-JØ)*JDEL + (K-KØ)*KDEL
Transposition Setting SKIP distance = JDEL
```

\*Jl, Kl values for processing element Ø lst subiteration

Table 1A

\*Subiterations  $2 < NN \leq NX$ where  $NX = \frac{2N+1+(JLIM-J1)}{N} + 1$   $N\lambda = i + \frac{N+J1-1}{JLIM}$ 

If (NN.EQ.NX). AND (K(NN).EQ.KLIM) further subiterations do not need to be performed. K(NN) is the K index value of the 1st element of the NNth subiteration.

Table 1B

## Parameter Assignments for Arbitrary Array Extents and Number of Processors

CASE	ILIM	JLIM	KLIM	IDEL .	JDEL	KDEL .	ICLIM .
1 (1,J,K)	JFIRST	ISECOND	ITHIRD	1	IFIRST	IFIRST*ISECOND	(ISECOND*ITHIRD +N-1)/N
2 (K,I,J)	ISECOND	ITHIRD	I FIRST	IFIRST	IFIRST*ISECOND	1	(IFIRST*ITHIRD) +N-l)/N
3 (J,K,I)	ITHIRD	IFIRST	ISECOND	IFIRST*ISECOND	l	IFIRST	(IFIRST*ISECOND +N-1)/N
4 (I,K,J.)	IFIRST	ITHIRD	ISECOND	1	IFIRST*ISECOND	ISECOND	(ISECOND*ITHIRD +N-1)/N
5 (J,I,K)	ISECOND	İFIRST	ITHIRD	IFIRST	1	IFIRST* ISECOND	(IFIRST*ITHIRD) · +N-1)/N
6 (K,J,I)	ITHIRD	ISECOND	ITHIRD	IFIRST*ISECOND	IFIRST	. 1	(IFIRST*ISECOND +N-1)/N

EM ARRAY A(IFIRST, ISECOND, ITHIRD) Number of Processors = N Table 1

ORIGINAL PAGE IS OF POOR QUALITY

A-5

## Index Value Determination

TEMP = IADD(IC,NN) - IAØ) - (I-1)\*JDEL

Case	TEMP	J	K	IVAL	JVAL	KVAL
1	NO	J	K	I,	J	ĸ
2	YES	TEMP/JDEL+1	(TEMP-(J-1)*JDEL) /KDEL+1	K	I	J
3	NO	J	к	J	K	I
4	YES	TEMP/JDEL+1	(TEMP-(J-1)*JDEL) /KDEL+1	I	ĸ	J
5	YES	TEMP-(K-1)*KDEL) /JDEL+1	TEMP/KDEL+1	J	I	ĸ
6	YES .	TEMP/JDEL+1	(TEMP-(J-l)*JDEL) /KDEL+1	K	J	I
	1 2 3 4 5	1 NO 2 YES 3 NO 4 YES 5 YES	1NOJ2YESTEMP/JDEL+13NOJ4YESTEMP/JDEL+15YESTEMP-(K-1)*KDEL) /JDEL+1	1NOJK2YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ /KDEL+13NOJK4YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ /KDEL+15YESTEMP-(K-1)*KDEL) /JDEL+1TEMP/KDEL+16YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$	1NOJKI2YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ K3NOJKJ4YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ I5YESTEMP-(K-1)*KDEL)TEMP/KDEL+1J6YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ K	1NOJKIJ2YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ KI3NOJKJK4YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ IK5YESTEMP/(K-1)*KDEL)TEMP/KDEL+1JI6YESTEMP/JDEL+1 $(TEMP-(J-1)*JDEL)$ KJ

Table l**D** 

ORIGINAL PAGE IS OF POOR QUALITY Figure 1 details the memory layout, assuming an arbitrary starting point for the first element. The remaining Figures show the six possible cases.

Utilizing the equations of Table 1 one can determine all the parameters and the SKIP and OFFSET for any case. For example taking CASE II (since it is more complex with access A(K,I,J)) the parameters are:

Given Quantities (Table 1A)

N=10 M=11 IAØ=19 IFIRST=5 ISECOND=3 ITHIRD=7

Determined quantitites (Table 1C)

ICLIM = (IFIRST\*ITHIRD+N-1)/N (5\*7+10-1)/10 =4
IDEL=5
JDEL=15
KDEL=1
ILIM=5
JLIM=7
KLIM=3 **1**Ø, JØ, KØ=1

Assume that one wishes to determine the SKIP and OFFSET and subsequently the IVAL, JVAL & KVAL of the indices for the second cycle, second subiteration, inner loop index number 3 - i.e. transposition setting #12

Defined Quantities (Table 1A)

IC=2 NN=2 I=3

Memory Layout for Array A(5,3,7)

	Ì											
	11	337	347	537								
	10	217	317	417	517	127	227	327	427	527	137	237
	9	126	226	326	426	526	136	236	336	436	536	117
	8	525	135	235	335	435	535,	116	216	316	416	516
Address	7	434	534	115	215	315	415	515	125	225	325	425
within	6	314	414	514	124	224	324	424	524	134	234	334
Memory	5	223	323	423	523	133	233	333	433	533	144	214
	4	132	232	332	432	532	113	213	313	413	513	123
	3	531	112	212	312	412	512	122	222	322	422	522
	2	411	511	121	221	321	421	521	131	231	331	431
	1	x	x	x	х	х	х	х	x	111	211 ′	311
	0	x	x	х	х	x	х	x	x	x	x	x
		1					· ,					
		0	1	2	3	4	5	б	7	8	9	10,

Memory Modules

No. Memory Modules = 11 No. Processing Elements = 10  $\begin{array}{l} ORIGINAL PAGE IS \\ OF POOR QUALITY \\ OF POOR QUALITY \\ OF POOR QUALITY \\ OF POOR QUALITY \\ OF POOR QUALITY \\ OF POOR QUALITY \\ Address in Module No. M# = 8 = (19) MOD 11 \\ Address in Module A# = 1 = (19) DIV 11 \\ Address of any element AE# = Address A(Ll, L2, L3) \\ A\emptyset + (Ll-1) + 5x(L2-1) + 5 x 3(L3-1) \\ \end{array}$  EMARRAY A(5,3,7) DOPARALLEL J=1,3; K=1,7 DO 1 I = 1,5 S1 = A(I,J,K) 1 CONTINUE ENDDO ENDDO

.

SKIP = JDEL = 5

Setting		Sub			PE 1	NUMBI	ER							
Number	Cycle	Iteration	OFFSET	0	1	2	3	4	5	6	7	8	9	ADD
1	1	1	8	111	121	131	112	122	132	113	123	133	114	19
2	1	1	9	211	221	231	212	222	232	213	223	233	214	20
3	1	1.	10	311	321	331	312	322	332	313	323	333	314	21
- 4	1	1	0	411	421	431	412	422	432	413	423	433	414	22
5	1	1	1	511	521	531	512	522	532	513	523	533	514	23
6	2	1	3	124	134	115	125	135	116	126	136	117	127	69
7	2	1	4	224	234	215	225	235	216	226	236	217	227	70
8	2	1	5	324	334	315	325	335	316	326	336	317	327	71
9	2	1	6	424	434	415	425	435	416	4.26	436	417	427	72
10	2	1	7	524	534	515	525	535	516	526	536	517	527	73
11	3	1	9	137										119
12	3	1	10	237										120
13	3	1	0	337										121
14	3	1	1	437										122
15	3	1	2	537		<u>.</u>								123

Case I

Case II

EM ARRAY $A(5,3,7)$	
DOPARALLEL J=1,7; K=	:1,5
DO 1 I = $1,3$	
S2 = A(K,I,J)	
1. CONTINUE	
ENDDO	
: ENDDO	
:	

:

SKIP = JDEL = 15

Setting		Sub			_	_		M Nur		_	_	-	_		sigr
Number	Cycle	Iter	OFFSET	0	1	2	3	4	5	6		8	-9	ADD	<u>, PI</u>
1 .	1	· 1	. 8	111	112	113	114	115	116	117				19	
2	1	1	3								211	212	213	·20	-
3	1	1	2	121	122	123	124	125	216	217				25	(
4	1	2	. 8	,							221	222	223	26	1 -
4 5	1	1	7	131	132	133	134	135	136	137	······			30	(
6 7	<u> </u>	2	2								231	232	233	<u>    31     </u>	<u> </u>
7	2	1	10	214	215	21-6	217	;1						65	(
8 . 9	2 2	2	5	1				311	312	313	314	315	316	31	
		1	4	224	225	226	227				- ÷ •			70	1
10	2	2	10	1001	<u> </u>			321	322	323	324	325	326	26	
	2		9	234	235	236	237	1000	~~~	~~~	224	225	226	75	
12	2	2	4	101 7				1771	332	333	334	335	330	27	<u> </u>
13 14	3	2	1	317	411	41 2	41 2	47.4	41 C	470	A 7 7.			111 22	
14	3	2	2		[41]	41Z	413	414	410	410	41/ 1	511	510	22	
16			6	327							Į	211	512	116	
17	ວ . ຈ	1 2	1	541	421	122	122	424	125	126	127			27	'
18	3. 3 <b>3</b>	3	7		1421	442	460	424	423	420	421	521	522	28	1 8
	3	i	Ó	337								221	544	121	
19 20	3	2	6	1331	431	432	433	<b>4</b> 34	435	436	437			32	
21	3.	3	1 I		لتتقتيا							531	532	33	[ ]
22	4	1	9	1513	514	515	516	517						53	1 (
23	4.	1	3	532	524	-525	526	527					,	58	· (
24	4	1	_8_	533	53'4	535	536	537						63	(

Figure 3

ORIGINAL PAGE IS OF POOR QUALITY

•

Case III

EM ARRAY A(5,3,7)
DOPARALLEL J=1,5; K=1,3
DO 1 I = 1,7
S3 = A(J,K,I)
1 CONTINUE
ENDDO

· ENDDO

•

SKIP = JDEL = 1

Setting		Sub			•		PEI	M Nur	nber					As	signed
Number	Cycle	Iter	OFFSET	0	l	2	3	4	5	6	7	8	9	ADD	PE#
1	1	1	8	111	211	<b>3</b> 11	411	<b>5</b> 11	121	221	321	421	521	19	0
2	1	1	1	112	212	312	412	512	122	222	322	422	522	34	0
3,	1	1	5	113	213	313	413	513	123	223	323	423	523	49	0
4	1	1	9	114	214	314	414	514	124	224	324	424	524	64	0
15	1	1	2	115	215	315	415	515	125	225	325	425	525	. 79	0
<sup>1</sup> 6,	1	1	6	116	216	316	416	516	126	226	326	426	526	94	0
1 <sup>7</sup>	1	<u>    1     </u>	10	117	217	317	417	517	127	227	327.	427	527	<u>   109</u>	0
8	2	1	7	131	231	331	431	531						29	0
9	2	1	0	132	232	332	432	532						44	0
10	· 2	1	4	133	233	333	433	533						59	0
11	2	1	8	134	234	334	434	534						74	0
.12	2	1	1	135	235	335	435	535						89	0
13	2	1	5	136	236	336	436	536						104	0
14	2	1	9	137	237	337	437	537						115	0
					·	_									

Figure 4

ORIGINAL PAGE IS OF POOR QUALITY

					cast										
EM ARRA DÖPARAL DÖ 1 I	LEL J=		K=1, 3			·									
S4 = A( l'CONTI 'ENDDO	NUE	1													
ENDDO															
1				KIP =	וסתד	1	5								
ŧ			D.	KIF -	ODEI	. – 1									
i ·															• .
Setting		Sub	0000		-	•		i Nur		~	***	•	•		sign
Number	Cycle	e Iter	OFFSE	r O	1	2	3	4	5	6	7	8	9	ADD	PE
i	1 1	1		[111]	112	113	114	115	116	117				19	
2	1	1	7								121	122	123	24	7
3	1	1	9	211	212	213	21.4	215	216	217				20	
4	1	2	8	1013		~ 7 ~	<b>27</b> 4	<b>21</b> E	07 C		221	222	223	25	
5		1 2	10 9	. 311	312	313	314	312	316	31./	321	322	323	21 26	
5 6 7		1	0	411	412 <sup>.</sup>	413	414	415	416	417		944	5/2.5	22	
8	1	2	10								421	422	423	27	7
9	1	1	1	511	512	513	514	515	516	517				23	) C
10	$\frac{1}{2^{\prime}}$	2	0	1124	100	100	107				521	522	,523	<u>28</u> 69	
11 12	2	2	3 2	124	125	126	1467		132	133	134	135	1"36	29	
13	2	1	4	224	225	226	227	1-2-4		700	201	100	100	70	
14	2	2	3					231	232	233	234	235	236	. 30	4
15	2	1	5	324	325	326	327							71	
16 17	2 21	2 1	4	424	4.9E	426	107	331	332	333	334	335	336	´31 72	
1.8	2	2	5	(424)	420	420	421	431	432	433	434	435	436	32	
19	2	1		524	525	526	527			199				73	
2.0	2	2	6					531	532	<u>533</u>	<u>534</u>	535	536	33	4
21	3		9	137	•									119	
22	3		10	237										120	
23. 24	3		0 1	337 437										121 122	
25	3		· 2	537										123	

CaséIV

,

Figure 5

•

Case V

EM ARRAY A(5,3,7) DOPARALLEL J=1, 5; K=7 DO 1 I = 1,5 S5 = A(J,I,K)(KANNAN) 1 CONTINUE ENDDO ENDDO

٩

SKIP = JDEL = 1

NumberCycle IterOFFSET0123456789ADDPE#11127123456789ADDPE#111212711111190311211111111111511713231311431531112223233243253259567215113213313413513112121431441451469572151132133134135131142143144145146957211012322332342352311421431441451469510229110123233333433533134244524695112222311511531541551511621631641651694512223335335435535116216316416516945<	Setting		Sub					PE	nui Nui	nber					As	ssigned
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number	Cycle	Iter	OFFSET	0	1	2	3	4	5	6	<u>7 ·</u>	8	9	ADD	<u>PE#</u>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1		8	111	211	311	411	511	·;						-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	1	2	1 1						112	212	312	412	512		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3	1 .	1	2	121	221	321	421	521	·					( )	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	1	2							122	222	322	422	522		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	1	7	131	231	331	431	531				•		1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1								132	232	332	432	532		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				5	113	213	313	413	513	·						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	8									114	214	314	414	514	3	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2		10	123	223	323	423	523						1	0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				9	;					124	224	324	424	524		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3			133	233	333	433	533						- F 1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	2							134	234	3 <u>34</u>	434	534		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	13	3	1	2	115	215	315	415	515	,					79	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	14	3	2	1	,					116	216	316	416	516		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3	1	7	125	225	325	425	525						84	0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3	2	6	·	-				126	226	326	426	526	99	5
19       4       1       10       117       217       317       417       517       109       0         20       4       1       4       127       227       327       427       527       114       0		1	1		135	235	335	435	535	,						0
20 4 1 4 127 227 327 427 527 114 0		3	2	0						136	236	336	436	536_	104	
		4	1	10	117	217	317	417	517						109	0
		4	1	4		227	327	427	527						114	0
	21	4	1	9	137	237	337	437	537						119	0

Figure 6

EM ARRAY A(5,3,7)DOPARALLEL J=1, 3; K=1, 5 DO 1 I = 1,7 S6 = A(K,J,I)1 CONTINUE ENDDO ENDDO

SKIP = JDEL = 5


			تى ·	AIP -	005	u – .	,										
Setting		Sub					PF	M Ni	ımber		•				Ass	ian	eđ
Number	Cycle		OFFSE	т О	٦	2	3	4	5	6	7	8	9	ADD		PE#	
1. 1				<u> </u>	<u> </u>			<u> </u>		<u> </u>		<u>_</u> .		1		<u> </u>	1
. 1	1	Ί (	8	111	121	131								19		0	1
	1 '	2	5				211	221	231					20		3	
.3	1	3	2				1			311	321	331		21	i	6	
2 3 4	ī	4	10						Ľ.		•	· ·	411	22		9	,
5	1	1	1	1112	122	132							ل جير	34		0	
6	1	2	9	\$			212	222	232					35		3 .	
7	1	3	6				<i></i>			312	322	332		36		6	ĺ
8	1	4	3						4	لىــــــ			412	37		9	
9	1 .	1	5	113	123	133							•	49	<b>'</b> ] -	0	
10 .	1	2	2				213	223	3 233				•	50		3	3
11	1	3	10					•			323	333		51		6	
12	1	4	7						•	السمينيسا			413	52		9	
,1,3	1	1	9	114	124	134							·	64		0	
,1,3 1,4	1	2	6				214	224	234	·				65		3	
15	1	3	3							314	324	334		66		6	
16	1.	4	0	· ·····							•		414	67		9	
17.	1	1 2 3	.2	115	125	135	·							79		0	
18	1	2	10				215	225	235					80		3	ł
19	1		7							315	325	335		81		6	
20	1 '	4	4	<u> </u>					-				415	82		9	
21	1	1 -	6	116	126	136								94		0	
22	1	2	3 ·		,		216	226	236					95		3	
,23	1	3	0 ·						i	316	326	336		96	•	6	
24	1	4	-8	117	1 07	1 2 7							416	97		9	
25 26	1 1	1 2	10 7	117	127	137	217	22.7	227					109 110	ľ.	0 3	
20	1	3	4					22.1	237	317	327	337			ł	6	
28	i	4	1								341	551	41.7	112	•	9	
29	2	$\frac{1}{1}$	5	421	431					· · · · · · ·			131.7]	27		Ő	
30		2	2	<u> </u>	101	511	521	531						23		2	1
31	2 2	ī	9	422	432		•	••-		•				42		ō	I
32	2	2	6	<u>ا</u>		512	522	532						38		2	1
33	2	1	2	423	433	<u>لــَـــَــا</u>							•	57		0	
34	.2	2	10			513	523	533			,			53		2	
. 35	2	1	6	424	434	·				INA	I. PA	GE I	<u>S</u>	72		0	
36	2	2 1-	3			514	524	532	OUT .	DUUE DUUE	ัดป	GE. I ALIT	Ϋ́	68		2	
37	2		10	425	435				Or .	FUUI				<sup>.</sup> 87		0	
38	2` 2 2 2 2 2	2	7			515	525	535						83	[	2	
39	2	1	3	426	436									102		0	
40	2	2	0	· · ··································		516	526	536						98	1	2	
41	2	1	7	427	437	<u> </u>								117		0	
42	2	2	4			517	527	53.7						<u>   11</u> 3,		2	
1 *																	

Kl=(10+1)/7+1=2 Jl=10-1\*7+1=4 SKIP=JDEL=15

Using the OFFSET calculation equation for NN=2 in Table 1B one obtains

$$IADD(2,2)=19 + (3-1)*5 (2-1 + 2-1)*1$$
  
= 19 + 10 + 2 = 31  
IP (2,2) = (2-1) \* 7-4+1 = 4  
OFFSET (2,2) = (IADD(2,2) - IP(2,2)\*15) MOD (11)  
= (31-4\*15) MOD (11)  
= (-29) MOD (11) = 4

This OFFSET calculation may appear strange at first glance. Since one wishes this element to be produced in processing element 4 one needs to determine what the "virtual" address of the array element would have been to put an element into processing element  $\emptyset$ .



Mode bits for PE's #0,1,2,3 will produce null fetches.

Having now determined the SKIP and the OFFSET one may wish to determine the specific indices of the element. This is done by means of Table 1D.

In a similar fashion one can determine the SKIP and OFFSET for any setting number for any of the six possible cases. Additionally Table II gives a listing of a computer program which performs these computations.\* Representative output is given in the appendix for the set of cases listed below.

IAØ	Mem Mod	#PEs I	FIRST I	SECOND	ITHIRD
		-			
19	11	10	5	3	7
19	11	10	9	5	6
19	· 11	10	6 <sup>,</sup>	2	8
27	13	11	6	2	8

2. Requirements for Multiple Accessing within DOPARALLEL Construct.

The compiler will recognize if a variety of access types occur within a given DOPARALLEL and will modify the basic access algorithm. For example given

\*Note this is a very preliminary algorithm and should not be considered "proven" software in any sense.

\$SET LIST \$RESET FREE FILE 5=COMPILER/DATA, LNIT=DISK, FECORD=14, BLOCKING=30	
FILE 6=FILE6, UNIT=PRINTER C ************************************	#* ## ##'#;# ## ## 1 1
C ************************************	
	** ** ** ** ** **
DIMENSICN IADD(10,10),IP(10,10),ISET(10,10) C************************************	** ** ** * * * * *
C*************************************	
C IFIRST = ARRAY EXTENT OF FIRST DIMENSION OF C ISECND = ARRAY EXTENT OF SECOND CIMENSION OF C ITHIRD = ARRAY EXTENT OF THIRD DIMENSION OF JO = INDEX VALUE OF BASE ACORESS C KO = INDEX VALUE OF BASE ACORESS C C C C C	A ~ FA Y A FR A Y AR FA Y
REAC(5,100) ITYPE, IAO, M, N, IFIRST, ISECND, ITHIRC, KO, J HRITE(6,111) ITYPE, IAO, M, N, IFIRST, ISECNC, ITHTED, KO,	·*************************************
C SET UP CF INITIAL PROBLEM PARAMETERS INCEPEN C OF CRCERING: C TOEL, JOEL, KDEL = SK IP DISTANCES ILIM, JLIM, KLIM = ARRAY EXTENTS ICLIM = NUMBER OF CYCLES C TATATATATATATATATATATATATATATATATATATA	NDENT
IF(ITYPE •E Q • 1) GO TC 1 IF(ITYPE •E Q • 2) GO TC 2 IF(ITYPE •E Q • 3) GO TC 3 IF(ITYPE •E Q • 4) GO TC 4 IF(ITYPE •E Q • 6) GO TC 5 IF(ITYPE •E Q • 6) GO TC 6 IF(ITYPE •L T • 1) GO TC 7 IF(ITYPE •G T • 6) GO TO 7 IF(ITYPE •G T • 6) GO TO 7	4. 4. * * * * * * * * * * * * * * * * *
KČEL = IFIRŠT ISECND ICLIH = (ISECND + ITHIFD +N-1)/(N) JLIM = ISECND ILIM = IFIRST KLIM = ITHIFD GC TO 8 2 IDEL = IFIRST	ALTY
JEEL = IFIRST+ISECNE K.DEL = 1 ICLIM= (IFIRST+ITHIRD+N-1)/(N) JLIM = ITHIRD ILIM = ISECND	A-17

 $\begin{array}{l} \mathsf{KLIM} = \mathsf{IFIRST} \\ \mathsf{GO} \mathsf{IO} \mathsf{B} \end{array}$ GO TO 8 ICEL = IF IRST \* ISECNC JDEL = 1 KDEL =: IF IRST ICLIM = (IFIRST \* ISECND + N - 1)/(N) JLIM = IF IRST ILIM = ITHIRD KLIM = ISECND GO TO 8 IDEL = 1 JDEL = IF IRST \* ISECNC. KCEL = IF IRST ICLIM = (ISECNC \* ITHIFD + N - 1)/(N) JLIM = IFIRST KLIM = ISECND GC TO 8 IDEL =: IF IRST 3 4 GC TO 8 IDEL = IF IRST JCEL = 1 KCEL = IF IRST \* ISECNC ICLIM = (IFIRST \* ITHIRD + N - 1)/(N) JLIM = IF IRST ILIM = ISECND KLIM = ITHIRD GC TO 8 JCEL = IF IRST KFFI = 1 5 ORIGINAL PAGE IS OF POOR QUALITY 6 JCEL = IF IRST KCEL = 1 ICEL = IF IRST \* ISECND ICLIM = (IFIRST \* ISECND + N - 1)/(N) JLIM = ISECND ILIM = ITHIRD KLIM = IFIRST GO TO 8 WRITE(6,101) FORMAT(2X, \*YDL HAVE AN ERFOF IN ITYFE\*) GC TO 80 WRITE(6,112) IDEL, JCEL, KDEL, ICLIM, JLIM, ILIM WRITE(6,114) 7 Ô1 8 WRITE(6,114) CCCCCCCC -----\*\* \*\* \*\* . . . . . . . . . . . . START OF CYCLE LOOP Ĉ DO 10 IC = 1+ICLIM IVV= N\*(IC-1) K=(IVV)/(JLIM) + KO K1 = KĴ=(IVV)-(K=1)\*(JLIM) + JO J1=J IA00= IA0+(J-1)+JDEL+(K-1)+KDEL WRITE(6,113) IC, IVV, J,K 000000000 \*\* START OF INNERMOST LCOP INCEX ---I---11 D0 20 I = 1, ILIM IADD(IC,1) = IA 00 +(I-1)\*IDEL IP(IC,1) = 0 00000 \*\* \*\* SUBITERATION LCOPS Č \*\*\* DO 30 NN= 1+N N2=NN=1 IF (NN+EG+1) GO TC 9 IADD(IC+NN) = IAO+(I-1)\*ICEL + (K1-1+N2)\*KDEL IP(IC+NN) = N2\*JLIM-J1+1 CONTINUE 9 WRITE(6,100) IC, NN, IA ED(IC, NN), IP(IC, NN) IF(IP(IC, NN).GT.N=1) GO IC 20 ISET(IC, NN)= (IADE(IC, NN)=IP(IC, NN)\*JCEL) С

\*\* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* ADJUSTING ISET TO POSITIVE NUMBER \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* DC 40 KAP= 1,10C IF(ISET(IC,NN).GE.0) G0 TC 50 ISET(IC,NN) = ISET(IC,NN) + M CCNIINUE WRITE(6,100) IC,NN,ISET(IC,NN) ISET(IC,NN) = MCD(ISET(IC,NN),M) 40 С 50 \* CETERMINATION OF INDEX VALLES -- FIRST ELEMENT OF SET--NOT REQUIRED FOR OFFSET AND SKIP DETERMINATIONS \*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\* \*\* \*\* \*\* \*\* \*\* \* \*\* \*\* \*\* \*\* \*\* \*\* \*\* \*\* \*\* \*\* \*\* IF(ITYPE.EQ.1) GC TO 201 IF(ITYPE.EQ.2) GC TO 202 IF(ITYPE.EQ.3) GC TO 203 IF(ITYPE.EQ.3) GC TO 203 IF(ITYPE.EQ.5) GC TO 205 IF(ITYPE.EQ.6) GC TO 206 201 IV AL=I JV AL=J ŘÝ ÁĽ=K GO TG 207 TEHP=(IAEDCIC+NN)-IAO - (I-1)\*IDEL) J=TEMP/JEEL + 1 K= (TEMP -(J-1)\*JDEL)/KDEL + 1 VALOR 02 IV AL=K JV AL=I KY AL=J GO TO 207 IV AL=J 203 JV AL=K KV AL=I GO TE 207 TEMP=(IACD(IC+NN)-IAO - (I-1)\*IDEL) J=TEMP/JCEL + 1 K= (TEMP -(J-1)\*JDEL)/KDEL + 1 204 IV AL=I KV AL=J TYAL=J JVAL=K G0 TO 207 TEMP=(IA CD(IC;NN)=IA0 - (I=1)\*IDEL) K=TEMP/KCEL + 1 J=(TEMP=(K=1)\*KDEL)/JDEL + 1 205 IV AL=J JV AL=I KV AL=K GO TO 207 TEMP=(IA CD(IC,NN)=IA0 - (I=1)=IDEL) J=TEMP/JCEL + 1 K= (TEMP -(J=1)=JDEL)/KDEL + 1 206 I¥ AL≈K CCCCCCCC 4 \* \* \* END OF INCEX COMPUTATIONS \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* JVAL=J KVAL= I NUM = NUM + 1 IF(NN.EQ.1) GO TG 31 IF(CIADE(IC,NN)-IADE(IC,1)).EQ.JDEL\*JLIM\*N2) GO TC 20 MRITE(6,115) NLM,IC,NN,ISET(IC,NN),IVAL,JVAL,KVAL IF(CITYPE.EQ.1).OR.(ITYPE.EQ.3)) GO TO 20 IF(CIC+1).EQ.ICLIM) GC TO 30 IF(K.EQ.KLIM) GC TO 20 CONTINUE 207 31 CONTINUE CONTINUE CGNTINUE FGRNAT(2X,1215) FORNAT(5X,°ITYPE°,° ISECOND°,° ITHIR 30 20 10 100 YPE+++ IA 0 +++MEN CD+++ #PES +++ IF IR ST++ ITHIRD++ K0 +++ J0++//5X+4 I5+1 I7+1 I9+3 17// ) 11 1 C\* A-19 112 FORMAT(5X,\* IDEL\*,\* JDEL\*,\* KDEL\*,\* ICLIM\*,\* JLIM\*, C\* ILIM\*/5X,616/) 113 FORMAT(5X,\*CYCLE\*,\*SUBITER\*,\* J \*,\* K\*/5X,416) 114 FORMAT(5X,\* NUM\*,\* CYCLE\*,\* SUBITER\*,\* CFFSET\*,\* IVAL\*, C \* JVAL\*,\* KVAL\*) 115 FORMAT(5X,215,119,117,3X,316) 80 CONTINUE END

.

DOPARALLEL J=1, JLIM; K=1, KLIM DOO 1 I=1, ILIM S1 = A(I,K,J) \* A(K,I,J) 1 Continue ENDDO: ENDDO

it is obviously required that for a given J,K pair that a specific processing element must receive both of them. If one considers the previous example and determines the assigned processing element for

Type I A(3,2,5) PE# 3 Type II A(2,3,5) PE#1

But this is wrong. Both of these accesses must go to the same processing element. The solution to this apparent dilema is to expand the array size at compile time by "squaring" it if one of these type accesses occurs, anywhere in the program, i.e. given

the array A(5,3,7) with extents 5,3,7

one expands it to square by increasing all extents to the largest one, i.e., 7 and accessing the array as though it were of size A (7,7,7).


This is demonstrated in detail in Figure 8A&B for all 6 accessing patterns. The I index, the innermost, is not iterated for each cycle. As is obvious one obtains the correct J,K pair in each processing element as is required. The appendix contains the examples listed below.

IAØ	Mem Mod	#PEs	IFIRST	ISECOND	ITHIRD '
19	11	10	3	3	3
19	11	10	5	5	5
27	13	11	6	6	6
19	11	10	7	7	7
┝───		<u> </u>	<u> </u>		

ORIGINAL PAGE IS OF POOR QUALITY


A-21

Extended Accessing of Array A(5,3,7)\*



\*I index indicated by i, assuming iteration deleted elements indicate null fetches

Figure 8A



ORIGINAL PAGE IS OF POOR QUALITY 3. Optimization of accessing for Single Access Type

If a single type of access occurs within a DOPARALLEL construct and is one of the less favorable ones then the compiler will reverse the order of the DOPARALLEL construct. Case I and ITI are already optional. Case IV and VI would be inverted, i.e., the construct would be DOPARALLEL K=1, KLIM; J=1, JLIM.

Cases III and V would reamin as written with a warning to the user.

Appendix A Normal Accessing

٠

	ITYPE.	IAO ME	MOD #PES	'IFIRST'	ISECOND	ITHIRD	K O	JC
	1	19	11 1 C	5	- 3 **	7.	1	1
	IDEL 1	JDEL 5	KDEL ICL 15	IM JLIM	ILI			
	NUM 1 2	CYCLE 1 1	SUEITER	OFFSET	IVAL JVA Į	L KAL 1 1 1		
	1234567890 1123	1 1 2	1 1 1	1 C C 1 3	4			
	7 8 9	1122222333333	1 1 1	3 4 5 6 7 9 0 0 0	4 7123451234	2 4 2 4 2 4		
	10 1! 12 13	23333	1 1 1 1	9 10		22 CLZR 33R		
	14 15	333	1	12	4 5	z 7 z 7		
	ITYPE	IAO ME	MOC #PES	IFIRST	ISECOND	ITHIRD	K 0	<b>.</b> C
	2	19	11 10	5	3	7	1	-1
	1 <sup>-</sup> DEL 5	JDEL 15	KDEL ICL 1	IM JLIM 4 7	ILIM 3			
	NUM 1 2	CYCLE 1 1	SUEITER 1- 2	OFFSET 8 3	IVAL JVA 1 2	1    1     1     1		
	3 4 5 6	1 1 1	1 2 1 2 1 2	2 8 7 2 1 0 5 4	1 2 1 2	2 1 2 1 3 1 3 1		
	7 8 9	222	1 2 1	1054	232	1 4 1 1 2 4		
AGE IS	1234567890 112345 12345	112222223553333333444	12121231231	10 9 4	212122323233345345345555	11114444447		
UALITY	14 15 16	3333	231	1 7 2 6 1 7 0 6 1 9 3 8	4 5 3	1 1		
	16 17 1890 122 223 24	3 3 3 3	231	1 7 0	453	1711711333		
	21 22 23	1344	2 3 1	с 1 9 7	4 5 5	$     \begin{array}{c}             1 \\             3 \\           $		
		4	1	3	5	$\frac{2}{3}$ $\frac{3}{3}$		
	ITYPE		MOD #PES	IFIRST	ISECOND	ITHIFD	<b>K</b> 9	JC
	3	19	11 10	5	3	7	1	1
	IDEL 15	JDEL 1	KCEL ICL		ILI <sup>,</sup> 7			
	NUM 1 2	CYCLE 1 1 1	SUEITER 1 1	OFFSET 8 1 5 9 2 6 1 0 7 0 4 8 1 5 9	IVAL JVA 1	L KAL		
	NUM 234567890 11123 14	1	, <u>1</u> , <u>1</u> , <u>1</u>	5926	1 1 1	1		
	7 8 9	1 2 2	1	1 Č	1	671234567		
	10	222	1 1 1 1 1	48	1 1 1 1	3334		
	13 14	22	1 1 1	1 5 9	1 1 1	5 5 5 5 7		
		-	•		+	J 1		A-26

ORIGINAL PAGE IS OF POOR QUALITY

ITYPE	IAO NE	MOD #PES	IFÍRST	ISECOND	ITHIRD	кo	٠JC
4	19	11 10	5	3	7	1	1
		· · · ·					
IDEL 1	JDEL 15	KDEL ICL	IH JLIN 3 7	ILIM 5			
NUM 1234567897123456789012345 1111111111222222222222222222222222222	CYCLE 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2	SUEITER 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	OFFSET 879 1C 990 1C 1C 324 35 4 65 7 69 1C 12	IVAL JV 1 2 3 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 5 5 5 1 2 3 5 5 5 5 5 1 2 3 5 5 5 5 5 5 5 5 5 5 5 5 5	KVAL         1		
ITYPE		ENOC #PES	IFIRST	ISECOND	TTHIRD	K 0	ĴC
5	19	11 10	5	3	7	1	1
IDEL	JDEL 1	KDEL ICL	IM JLIM 4 5	ILI - 3			
NUN 1234567890112345678901 112345678901 112345678901 1221	CY CL E 1 1 1 1 1 1 2 2 2 2 2 2 3 3 3 3 3 3 3 4 4 4	SUEITER 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	OFFSET 8721 7654 1094321 761049 1049	IVAL JV 1 1 1 1 1 1 1 1 1 1 1 1 1	ALI: 27 31122 37112233123		

TYPE	IAO ME	EMOD #P				KO	JC
6	19	<b>11</b> 1	C 5	3	7	1	1
IDEL 15	JDEL 5	, KDEĽ 1	ICLIM JLI 2				
N123456789012345678,01234567890123456789012 111111111112222222222222353335555334444	CYCL 1111111111111111111111122222222222222	SUEIT 23 4 1 22 4 1 22 4 1 22 4 1 22 4 1 22 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 4 1 22 4 1 22 4 1 22 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 4 1 2 2 2 4 1 2 2 4 1 2 2 2 4 1 2 2 2 4 1 2 2 2 4 1 2 2 2 2	ER OFFSE 10 10 10 10 10 10 10 10 10 10	T IVAL J 12341234123412341234123445454545454545454545454545	VAL 1111220227533 4444555555577		

I

1

ITYPE	IAO NENE	ID #PES	IFIRST	ISECENE	ITHIRC	К О	<b>J</b> 0 .
1	19 13	1 10	9	5	6	1	1
IDEL 1	JDEL I 9	KDEL ICL	M JLIH	ILIM 9.			
NU123456789012345678901234567 1111111111222222222222222222222222222	CY CLE		0 FF SET 9 10 123450 10 1234567 1234567 123456789	IVAL 123456789123456789123456789			

.

•

ORIGINAL PAGE IS OF POOR QUALITY

.

ITYPE	IAO ME	HCD #PES	IFIRST	ISECCNC	ITHIRD	К 0	10
2	19	11 10	9	5	6	1	1
IDEL 9	JDEL 45	KDEL ICL 1	6 6	IL IM 5			
H123456789001234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890012345678900123456789001234567890012345678900123456789001234567	E C C C	SUBITER 212121212123123123123123123123121212121	DFF83614028062830619407285062806947250280694725072850639417205075310	IVAL121212121223423423423423445454545456767676767789789789789789789999999	111111111111111511511511511511818181818		

ITYPE	IAO NE	NCD #PES	IFIRST	ISECCNE	ITHIRD	κD	<b>1</b> 0
3	19	11 10	9	5	6	1	
IDEL 45	JDEL 1	RDEL ICL	IM JL IM 5 9	IL IH 6	•		
NU123456789012345678901234567890 1111111111222222222223 NU	CY1111112222223333334444445555555	SUBITER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 FF SET 9 10 0 1 2 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 1 6 7 8 9 10 0 5 6 7 8 9 10 0 5 6 7 8 9 10 0 5 6 7 8 9 10 0 5 6 7 8 9 10 0 5 6 7 8 9 10 0 5 6 7 8 9 10 5 6 7 8 9 10 5 6 7 8 9 10 5 6 7 8 9 10 5 6 7 8 9 10 5 6 7 8 9 10 5 6 7 8 9 10 4 5 6 7 8 9 10 4 5 6 7 8 9 10 4 5 6 7 8 9 10 4 5 6 7 8 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 10 4 5 6 7 8 9 9 9 10 10 10 10 10 10 10 10 10 10	IVAL JVA 11 11 1222222 22222 222 22222 222 222	L111111122222233333344444445555555		

.

ORIGINAL PAGE IS OF POOR QUALITY 1

ITYPE	IAO NE	MCD #PES	IFIRST	ISECÇNE	ITHIRC	ĸo	чŲ
4	19	11 10	<b>9</b> ·	5	6	1	1
IDEL 1	JDEL 45	KDEL IC	LIM JLIM 3 6	IL IM 9	œ		
N 123456789012345678901234567890123456789012345678901234567890123 11111111111112222222222223333333333	E CY 11 11 11 11 11 11 11 11 11 11 11 11 11	SUBII2121212121212121212121212121212121212	OFFSET 091102031425364758025036147258369470580691702475869708091020314 102031425364758025036147258369470580691702475869708091020314	JV AL112237445566778899111122233734445556666777888999911222334455667788999	<b>AL</b> <b>111111111111111111111111111111111111</b>	· ·	

ORIGINAL PAGE IS OF POOR QUALITY

.

.

.

A-32

ITYPE	IAO ME	MCD #PES	IFIRST	ISECCN	C ITHIRD	K 0	JO
5	19	11 10	• 9	5	6	1	1
IDEL	JDEL 1	KDEL ICL	.IM JL IM 6 9	IL IH 5			
H12345678901234567890123456789012345678901234567890123456789012345 111111111111222222222222223333333333344444444	e C1111111111111222222222222222222222222	SUBITER 12 12 12 12 12 12 12 12 12 12 12 12 12	0 FF SET 0 69472503028069472514028069473614028069583614028075310 1028069583614028075310	J VAL 11111111111111212121212121313131314141414	¥AL121212121212121221232323232323232323243434343		

1

ITYPE .	IAO M	ENCO	#PES	IFIRST	ISECC	NE ITHIRC	κo	10
б	19	11	10	9	5	6	1	1 t
IDEL 45	JDEL	KDE	L ICL	IM JL IM 5 5	IL 14 6			·
N N N N N N N N N N N N N N N N N N N	E C C C C C C C C C C C C C C C C C C C	SUE	F F F F F F	OFFSET 8999100011220001122233445566334455667788567890	¥A121212121212343434343434345656565656567878787878789999999999999	JVAL KVAL1122334455661122233445566112223344556611222334455661122233445566112223344556611222334455661122		

.

ITYPE	IAO ME	ENDD #PES	IFIRST	ISECÓ	ND ITHIRD	ĸo	JC
. 1	19	11 10	6	<sup>°</sup> 2	8.	1	1
IDEL 1		KDEL ICL 12	IM JLIM 2 2	1L1 v 6			
NUH 12 34 56 7 89 10 11 12	CYCLE 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	SUE ITER 1 1 1 1 1 1 1 1 1 1 1 1 1	0FFSET 8 1 C 1 C 1 2 3 4 5 6 7	IVAL - 4 5 6 12 3 4 5 6	JVAL KAL 1 1 1 1 1 1 1 1 1 1 1 1 1 5 1 6 1 6		
ΙΤΥΡΕ	IAO ME	MOD #PES	IFIRST	ISECON	ID ITHIRD	кo	JC
2	19	11 10	6	2	8	<b>1</b>	1
ICEL 6	JDEL 12	KDEL ICL	IM JLIM 5 8	ILIM 2			
NUM 1234567890112345678 10112345678 112345678	CYCLE 11122222333334444555	SUBITER 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	OFFSET 8 1 3 7 0 4 10 3 7 9 2 6 10 15 28	IVAL 121223233434454566	JV AL KV AL 1 1 2 1 1 2 1 3 1 2 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3		
ITYPE	IAO ME	HOD #PES	IFIRST	ISECON		KO	3L
3	19	11 10	6	2	8	1	ĩ
10EL 12	JDEL 1	KDEL ICL		IL IM B			
NUM 345678 901112314516	CYCLE 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2	SUBITER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 8 9 10 0 1 2 3 4 7 8 9 10 0 1 2 3 4 7 8 9 10 0 1 2 3 4 7 8 9 10 0 1 2 3 4 7 8 9 10 0 10 10 10 10 10 10 10 10	IVAL J 111111111111111111111111111111111111	IVAL KAL 1 3 1 56 7 1 222 2 2 2 2 2 2 2 8 4 5 6 7 8 1 2 2 2 2 2 2 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1		95

ORIGINAL PAGE IS OF POOR QUALITY

ITYPE	IAO ME	EMOD #PES	IFIRST	ISECOND	ITHIPD	ĸo	эt
4	19	11 10	6	2	8	1	1
IDEL 1	JDEL 12	KDĘL ICL	.IM JLIM 2 8	ILIM 6			
NUH 2345£7&90112345678 1012345678	CYCLE 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2	SUEITER 2 1 2 1 2 1 2 1 2 1 2 1 2 1 1 1 1 1 1	OFFSET 8 9 7 1 0 8 0 9 1 1 2 0 5 6 7 8 9 1 0	IVAL JV 1 2233 44556 123456	AL KVAL 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
ΙΤΥΡΕ	IAO ME	NDD #PES	IFIRST	ISECONC	ITHIRD	ĸo	JC
5	19	11 10	6	2	8	1	1
IDEL 6	JDEL 1	KDEL IC. 12	IM JEIM 5 6				
NUM 12 3456789011234567890122	CYCLE 11112222233334444455555	SUEITER 12 12 12 31 23 12 31 21 21 21 21 21 21 21 21 21 21 21 21 21	OFFSET 33928392883728837228	IVAL JV 1 1 1 5 1 1 3 1 1 5 1	AL1212234234454567677878		

ITYPE	IAO ME	NOC #PES	IF IRST	ISECOND	ITHIRD	K0.JC
6	19	11 1C	6	2	8	1 1.
				£	C	• •
IDEL 12	JDEL 6	KOEL ICL	IM JLIM 2 2	ILIM 8		
NU1234567® 901234567890123	CY111111111111111111111111111111111111	SUE I 1234512345123451234512345123451234512345	DFF8899999900CCCCCCCCCCCCCCCCCCCCCCCCCCCC	234512345123451234	L1111111111111111111111111111111111111	

.

I	TYPE 1	IAO ME 27	HOD #PES 13 11	IF IRST 6	ISECOND 2	.ITHIRD 8	K 0 1	<b>זנ</b> 1
	IDEL	JDEL 6	KDEL ICL	IM JLIM 2 2	ILIM '			
	NUM 1 2 3 4 5 6 7 8 9 10 11 12	CYCLE 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		-	IVAL JV 1 2 3 4 5 6 1 2 3 4 5 6	AL KVAL 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
1	TYPE 2	- IAO N 27	EMOD #PES 13 11	IF IRST 6	ISECOND 2	ITHIPD 8	К-) 1	JC ,
	IDEL 6	JDEL		.IM JLIM 5 8		Ŷ	•	
ORIGINAL PAGE IS OF POOR QUALITY	NUM 2 3 4 5 6 7 8 9 10 11 12 13	CYCLE 11 12 22 23 33 33 33 444455		OFFSET 1C 7 12 8 5 1 0 -10 -2 3 12 8 4 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2		AL K AL 11 41417 117 11212155		
I	TYPE	IAO ME	MOC #PES	IFIFST	ISECOND	ITHIRD	ĸo	30
	3	27	13 11	6	2	8	1	1
	IDEL 12	JDEL 1	KDEL ICL		ILIM 8			
	NU1234567890123456 11123456	CYCLE 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	SLEITER 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 12 12 11 10 9 8 7 12 12 11 10 9 8 7 12 5	IVAL JV 1 1 1 1 1 1 6 6 6 6 6 6 6 6 6 6 6 6	KVAL 1234567812345678 1111222222222222222222222222222222222		

A-38

ITYPE 4	IAO NE 27	MOD #PES 13 11	IFIPST 6	ISECOŅC 2	ITHIRD 8	КС 1	ुन् - 1
ICEL 1	JDEL 12	KDEL ICL	IM JLIN 2 8	ILIY			
NUM 12345678901112345678 10112345678	CYCLE 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2	SUEIIER 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	DFFSET	IVAL JV 1 2 3 4 4 3 5 6 5 1 2 3 4 5 6	AL KAL: 1 11 1 11 1 11 1 11 1 11 1 444444 444		
ITYPE	IAC ME	EMOD #PES	IFI6ST	ISECOND	ITHIRD	K 0	J (
5	27	13 11	6	2	8	1	1
ICEL 6	JDEL 1	KDEL ICL	IM JLIM 5 6	ILIM 2			
NUM 12345678901123456789011234 11121145678901222222222222222222222222222222222222	CYCLE 1112222223333344444455	SUE I TER 1212112112112312312312312312312312312312	8FFSET 7 7 0 5 1 1 4 1 4 1 4 1 2 8 1 7 1 5 1 1 4 1 4 1 4 1 2 8 1 7 1 4 1 5 1 1 1 4 1 4 1 4 1 4 1 4 1 5 1 1 5 1 4 1 4 2 8 1 4 1 4 1 4 1 4 1 5 1 4 1 4 1 5 1 5 1 4 1 4 9 2 2 1 4 1 4 9 2 2 1 4 1 4 9 2 1 5 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1	IVAL JV 1 1 1 5 1 5 1 1 5 1 1 5 1 1 5 1 1 5 1 1 5 1 1 5 1 3 3	AL 121223423445646 667 5 676 76		

Appendix B Extended or Squared Accessing

ITYPE 6		MOC #PES 13 11	IFIRST	ISECOND	ITHIRD	KC
O	27		£	2	8	1
IDEL 12	JDEL 6	KDEL ICL	IM JLIM 2 2	ILI",		
NUM	CYCLE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SUEITER	OFFSET	IVAL JVA 1 ;		
1234567890123456789012345678901234567890123456789012345678901234567890123456	11111111111111111111111111112222222	1WF)4U\& 1WF)45\&1WF1WF1WF1WF4U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U\&1WF14U	1 C 2 4 E C 2 1 3 5 7 9 1 C 2 4 E 8 C 2 1 3 5 7 9 1 C 2 4 E 8 C 2 1 3 5 7 9 1 C 2 4 2 1 C 9 8 7 6 5	<b>4</b> Ҕ <b>61234561234</b> Ҕ6123456123456123456123456123456123 <b>456123</b> 456666666666	4-74444 5-5-5-5-6-5-6-777777 88888 512345578	

## ORIGINAL PAGE IS OF POOR QUALITY

.

A-40

J 🕻 💡

ITYPE 1 Idel Num	19 JDEL 3 Cycle	MCD #PES 11 10 KDEL ICU SÜBITEF		I TAL IN	ITHIRD 3 Ný kval	КО ЈЭ 1 1
123	1 1 1		0 FF SET 8 9 10	123		
1 TYP E 2		NCD #PES 11 10	IF IR ST 3	ISECCNC 3	ITHIRC 3	κο μο <sub>.</sub> 1 1
IDEL 3	JDEL 9	KDEL ICL	1 3	1L IM 3		
NUM 12 34 56 78 9	CY CL E 1 1 1 1 1 1 1	SUBITER 1 2 1 2 3 1 2 3 3 3	0 FF SET 8 0 0 7 3 3 10 6	IVAL JVA 2 3 1 2 3 1 2 3 1 2 3	L KVAL 1 1 1 2 2 1 2 1 3 1 3 1 3 1	
Ϋ́. ITYPE	. –	3 NCD #PES	ь If IRST.	-	3 1 ITHIRC	KC JO
3	19	11 10	3	3	3	1 1
IDEL 9	JDEL 1	KOEL ICL	IM JLIM 1 3	ILIM .3		
NUM 1 2 3	CYCLE 1 1 1	SUBITER 1 1	OFFSET 8 6 4	IVAL JVA 1 1	L KVAL 1 1 1 2 1 3	
ITYPE	IAO MER	TCD #PES	IFIRST	ISECCNE	ITHIRC	KO JO,
4	19 1	11, 10	3	3	3	1 1
IDEL 1	JDEL 9	KDEL ICL		IL IM		
NUH 1234567890112 112	CY CL E 1 1 1 1 1 1 1 1 1	SUBITER 1 2 3 4 1 2 3 4 1 2 3 4	0 FF SET 8 6 4 2 9 7 5 3 10 8 6 4	IVAL JVA 1 1 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	L KVAL 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A 41
	-	-	4	<u>ب</u>	- 1	A-41

ITYPE	TAO M	ENCD #PFS	TE TRIST	ISECENE	TTLIPP	κο	10
5	19	11 10		3	3,	1	1
IDEL 3	JDEL 1	KDEL IC	LIM JLIM 1 3	IL 14 3		-	-
NUN 12 34 56 78 9	CY CL E 1 1 1 1 1 1 1 1 1	SUBITER 12 3 1 2 3 1 2 3 3	0 FF SET 8 9 0 6 1 3 9 4	IVAL JVA 1 1 1 1 1 1 1 1	L KVAL 123123123123		
ITYPE	IAO NI	ENCD #PES	IF IR ST	ISECCNE	ITHIRC	ĸo	10
6	19	11 10	3	3	3	1	1
IDEL 9	JDEL 3	KDEL IC	LIM JLIM 1 3	ILIM 3.	,		
NUM 1 2 3 4 5 6 7 8 9	°CY CL E 1 1 1 1 1 1 1	SUBITER 2 3 1 2 3 1 2 3 1 2 3 1 2 3	0.FF SET 8 0 3 6 9 1 4 7 10	IVAL JVA 2 1 2 1 2 3 2 3	Ĺ KVAL 11 11 11 22 11 22 11 33 11 33	·	

ORIGINAL PAGE IS OF POOR QUALITY

\_\_\_\_\_

	ITYPE 1		MOD #PES 11 10	IFIRST 5	ISECOND 5	ITHIRD 5	К 0 1	JC 1
·	I'DEL 1	JDEL 5	KDEL ICL	IM JLIM 3 5	ILIM 5		, I	
	NUN 1 2 3 4 5 6 7 8 9 10 12 13 4 5 14 5	CYCLE 1 1 1 1 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3	SUBITER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 8 9 1 C C 1 3 4 5 6 7 9 1 C C 1 2	IVAL JV 1 2 3 4 5 1 2 1 2 3 4 5 1 1 1 1 1 1 1 1 1 1 1 1 1	AL KVAL 1 1 1 1 1 1 1 3 3 5 5 5 5 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1		
	ITYPE		MOD #PES				K 0	Jr .
	2 IDEL 5	19 JDEL 25	11 1C KDEL ICL	5 IM JLIM 3 5	5 ILI	5	1	1
	NU123456789012345 11123456789012345	CY CLE 1111111222222222222222222222222222222	SUEITER 21 21 21 21 21 21 21 21 21 21 21 21 21	OFFSET 5 1 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 7 4 19 6 3 0 8 5 1 0 7 4 19 6 3 0 8 5 1 0 0 1 0 1 1 9 6 3 0 8 5 1 0 0 1 0 1 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	IVAL . JV 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 3 4 3 4 3 4 3 4 3 4 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5	AL112 34400112233440512340		

A-43

•							
ITYPE	IAO NE	EMOD #PES	IFIRST	ISECOND	ITHIRD	ко	JC
3	19	14 1C	. 5	5	5	1	1
IDEL 25	JDE <b>l</b> 1	KCEL ICL	IM JLIM 3 5	ILIM 5		ı	
NUH 2 3 4 5 6 7 8 9 10 11 12 13 14 15	CYCLE 1 1 1 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3	SUE I TER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET EC 3 6 9 7 10 2 5 8 6 9 1 4 7	IVAL JV. 1 1 1 1 1 1 1 1 1 1 1 1 1	AL 123451234512345		
ITYPE	IAO ME	MOD #PES	IFIRST	ISECOND	ITHIRD	ĸo	10
4	<b>1</b> 9 <sup>2</sup>	11 1º C	5	5	5.	1	;
IDEL 1	JDEL 25	KDEL IC.	IM JLIM 3 5	ILIY			
NUM 12 345678901234567890123456789012345678901222222222222222222222222222222222222	CYCLE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SUEITER 2 1 1 1 1 1 1 1 1 1 1 1 1 1	DFFSET 9 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	IVAL JV 1 2 3 3 4 4 5 5 1 2 3 4 5 5 1 2 3 3 4 4 5 5 1 2 3 4 4 5 5 1 2 3 4 4 5 5 1 2 3 4 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 4 5 5 5 1 2 3 5 5 1 2 3 5 5 5 1 2 3 5 5 5 1 2 5 5 5 1 2 5 5 5 1 2 3 5 5 5 5 5 5 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5	K AL		

ORIGINÄL PAGE IS OF POOR QUALITY

ITYPE	IAO ME	MOD #PES	IFIRST	ISECOND	ITHIRD	K.0	JC
5	19	11 10	5	5	5	1	1
IDEL 5	JDEL 1	KDEL ICL	IN JLIM	ILIM 5			
N ប M 1	CYCLE 1	SUBITER	OFFSET	IVAL JV	AL KVAL 1 1		
12345578961234555789612345	111141414442222222222222333333	121212121212121211111	OFFSET 862 07 51 10 43 18 62 67 51 10 93 82 7		121212121212121212347455555555555555555555555555555555555		
ΙΤΥΡΕ	IAO ME	NOD #PES	IFIRST	ISECOND	ITHIRD	KO	JC
6	19	<b>11</b> 1C	5	5	5	1	۱
IDEL 25	JDEL 5	KDEL ICL 1	IM JLIM	IL IM			
NU123456789012345 1123456789012345	CYCLE 111111111111111111111111111111111111	SUEITER 2 12 12 12 12 12 12 12 12 12 12 12 12 1	OFFSET 8 0 9 3 1 6 4 9 7 1 8 2 0 5 3 8 6 0 9 3 1 6 4 9 7 1 8 2 0 5 3 8 6 0 9 3 1 6 4 9 7 1 2	I VAL JV 1 1 1 1 1 1 2 1 2 3 4 3 5 5 5 5 5 5 5 5 5 5 5 5 5	AL 1 2:3344551122233445512345		

ORIGINAL PAGE IS OF POOR QUALITY

ITYPE	IAO ME	HOD #PES	IFIRST	ISECOND	ITHIRD	κο	JL -
1	27	13 11	·6	6	6	1	1
ICEL 1	JDEL 6	KDEL ICL	IM JLIM 4 6	ILIM 6			
NUM 2345678901123456789012222 111234567890122222 2222222222222222222222222222222	CYCLE 11112222223333334444444	SUEITER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 1234567345678456789	12345	KV AL111111222222224444444666666	•	

ORIGINAL PAGE IS OF POOR QUALITY.

	·					~ ^	
ITYPE		HOD #PES 13 11	IF 1RST 6	ISECOND 6	ITHIRD 6	КО 1	- JC 1
2	. 27	13 11	Ū	0	0	1	,
IDEL 6	JDEL 3.6	KDEL ICL 1	IN JLIN 4 6	ILIM			
M 1234567893123456789012345678901234567890123456789012345678901234	CY1111111111122222222222222222222222222	SUEITER 1212121212127127127127127127127127127127	OFF17700662252515141404030393929280392811514140403039392928039281	JVAL 12121212234234234234234234234234456456456456456456456666666666	AL12:233445566111262.333344455566611122:23334445556661:34544444444444444444444444444444444444		

••

-

1

ITYPE 3		00 #PES 3 11	IFIRST 6	ISECOND 6	ITHIRD 6	κ0 1	່ງເ 1
IDEL 36	JDEL 1	KDEL ICL	IN JLIM	IĽIM 6			
NUM 1233455 667789911011231345677899101112314567189920122234	CY CL E 1 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3	SUE ITER 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 11 5 2 12 9 6 3 0 12 12 9 6 3 12 12 9 6 3 12 12 9 6 3 12 12 9 6 3 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 9 6 12 12 9 6 12 12 12 12 12 12 12 12 12 12	IVAL JVA 1 1 1 1 1 6 6 6 6 6 6 6 6 5 5 5 5 5 5 5	L123456123456123456123456 KVAL123456123456123456		

ORIGINAL PAGE IS OF POOR QUALITY

ITYPE	IAO ME	NDD #PES	IFIRST	ISECOND	ITHIRD	к0
4	27	13 11	6	6	6	1
IDEL 1	JDEL 36	KDEL ICL	IN JLIN 4 6	IL IH 6		
NU1234567890123456789012345678901234567890123444444444444444444555555	E C11111111111111120000000000000000000000	SUE I 1212121231231231231231231231231231231231	OFF1220314253645316427538649750867538649750861972089011201 1220314253645316427538649750867538649750861972089011201	IVAL JVA 11, 7334455661111222233334445555666611112222333344455556666123456	L1111111111111111110000000000000000000	

JC

ļ

			•					
ITYPE	IAO	NENOD	#PES	IFIRST	ISECO	ND İTHIR	D KO	JC
5	27	13	11	6	6	6	1	1
IDEL 6	JDE	L KDI	EL ICL 36	IN JLIN 4 6	ILIM 6			
NU1234567890123456789012345678901234567890123456789012345678901234 NU123456789012345678901234567890123456789012345678901234	L Y C C	E SUI	EIIW1212121212312312312312312312312312312312	OFFSET 1 5 7 1 1 2 4 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 0 4 2 6 0 8 2 3 7 1 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 0 6 4 2 6 1 2 3 1 5 9 7 1 2 9 7 1 2 0 6 4 2 6 1 2 3 1 5 9 7 1 2 0 6 4 2 6 1 7 1 5 9 7 1 2 0 6 4 2 6 1 5 9 7 1 2 0 6 4 2 6 1 5 9 7 1 2 0 6 4 8 2 8 2 8 2 8 2 6 1 7 6 6 6 8 2 8 2 8 2 6 6 8 2 8 2 8 7 1 5 9 7 1 2 0 6 6 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8 7 1 5 9 7 1 2 0 6 8 2 8 2 8 7 1 5 9 7 1 2 9 7 1 2 9 7 1 2 9 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 5 9 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 7 1 2 8 8 8 8 8 8 8 8 8 8 8 8 8	IVA1111111111611611611611611611511511511511	JVAL12233445566111122223334445555666111122233334445555666123456	l121212121212122342342342342342342344564564564564564564564566566666	

ORIGINAL PAGE IS OF POOR QUALITY

.

A-50

•				•			
ITYPE	IAO M	EMOD #PES	IFIRST	ISECOND	ITHIRD	KO	JC
6	27	13 11	6	6	6	1	1
IDEL 36	JDEL 6	KDEL IC	LIM JLIM 4 6	ILIM D			
N N N N N N N N N N N N N N N N N N N	E C C	SUBITER 1212121231231231231231231231231231231231	OFFSET 15 12 12 12 12 12 12 12 12 12 12	IVAL JVA 121212122342342342342342344564564564564564566666666	L1111111111111101101101101101101101151151		

•

1

	1TYPE 1	1A0 NE 19	MOD #PES 11 10	IFIRST 7	ISECOND 7	ITHIRD 7	қо J 1	1 1
						•	1	•
	I DEL 1 NUM 1	JDEL 7 CYCLE 1	KDEL ICL 49 SUEITER		ILIM 7 IVAL JV	AL KVAL		
	12345678901234567890123456789012345	1 1 1	1 1 1	OFFSET 99 10 12 31 23 45 67 89 00 12 34 56 7 89 00 12 34 56 7 89 00 12 34 56 7 89 00 12 34 56 7 89 00 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 56 7 89 10 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 12 34 56 7 56 7 89 10 10 12 34 56 7 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 34 56 7 89 10 12 12 34 56 7 80 10 10 12 12 34 56 7 80 10 12 12 10 10 10 10 12 12 10 10 10 10 10 10 10 10 10 10 10 10 10	123455			
	6 7 8 9	122	1 1 1	2 3 1 2	5 1 2	1 1 2		
	10 11 12 13	2222	1 1 1 1	3 4 5 6	. 456	4444		
	14 15 16 17	2333	1 1 1 1	7 5 6 7	1 2 3	4 2333		
	18 19 20 21	3333	1	8 9 1 C 0	- 4 5 6 7	7 3377 33		
	223 23 24 25	4444	1 1 1	10 0 1	234	5555 5555		
	26 27 28 29	4445	1 1 1	2342	5 6 7 1	2223333333555555555666666 44477777773333333666666		
	30 31 32 33	๚๚๚๚๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛		5 4 5 6	5674234567423456742345671234567	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
	34 35	5	1 1	7 8 -	6 7	6 6 6 5		
、	ΙΤΥΡΕ		MOC #PES	IFIRST	ISECOND			۱ <u>۲</u>
	7 1051	19	11 10	7	7	7	1	1
	. IDEL 7 NUM	JDEL 49 CYCLE	KDEL ICL		ILI× 7 IVAL JV	AL KAL		
TA DAGE IS	1 2 3	1 1	302112K 1 2 1	OFFSET 8 7 4	1	$\begin{array}{ccc} \mathbf{n} \mathbf{n} \mathbf{n} \mathbf{n} \mathbf{n} \mathbf{n} \mathbf{n} n$		
ORIGINAL PAGE IS OF POOR QUALITY	4567	1 1 1 1	2 1 2	3 0 10	2 1 2 1	$   \frac{1}{3}   \frac{1}{1}   \frac{1}{4}   1 $		
	8 9 10		212	632	2			
	12 13 14	1 1 1	212	19 6 5	2 1 2			
	15 16 17 18	2222	1212	2 1 9 8	2 3 2 3	$     \begin{array}{cccc}       1 & 4 \\       1 & 1 \\       2 & 4 \\       2 & 1     \end{array} $		
	19 20 21 22	2222	1212	5 4 1 0	· 2 3 . 2 3			
	12345678901123456 1111111111222222222222222222222222222	111111122022222	SUEITER 21212121212121212121212121212121212121	76320965219854108743	21242122323232323232323	4776677112273445566	A-5	j2
	20		E.	-	-	- 4		

2223333333333333444444444555555555566666666	๙๙๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛	ind to how the new to how the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of the termination of terminati	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<b>⋜⋨⋝⋠⋻⋝⋠⋽⋝⋠⋽⋝⋠</b> ⋻⋝⋠⋻⋝⋠⋻⋝⋠⋻⋝⋬⋻⋬⋻⋬⋻⋬⋻⋬⋺⋬⋺⋬⋧⋬⋎⋳⋎⋳⋎⋳⋎⋳⋎⋳⋎⋴⋎⋴	77111222333444555666777112223344556677112223344556677	417127117117117117117117131313131313161616161		
IT YPE		NDD #PES	IFIRST	ISECO		HIRD	KO	JL
3	19	11 10	7	7	7		1	I
IDEL 49	JDEL 1	KDEL ICL	IN J. IN 5 7	1L14 7				
NUH 12 3 4 5 5 6 7 8 9 10 11 12 14 15 16 7 18 12 1 15 12 12 12 21	CYCLE 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	SUEITER 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OFFSET 27 16 05 7 16 05 7 16 05 10 46 05 10 46 05 10 46 05 10 46 05 10 46 05 10 46 05 10 46 05 10 46 05 10 46 10 50 50 10 50 50 10 50 50 10 50 50 10 50 50 50 50 50 50 50 50 50 50 50 10 50 50 50 50 50 50 50 50 50 50 50 50 50	I V AL 1 1 1 1 1 1 1 4 4 4 4 4 4 4 7 7 7 7 7 7	JV VAL111112,222,2223333333333333333333333333	K Al: 3456712345671234567		A-53

23456789012345 2222228 222228 23456789012345	444445555555		50493824938271	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	ູ ກົກກົກກົກກາດອອອອອອ	12345671254567		
I TYPE	IAO ME 19	MOD #PES 11 10	IFIRST 7	ISECON 7		THIRD 7	КО 1	JC 1
	,				•	<u>.</u>	•	1
IDEL 1	JDEL 49	KDEL ICL 7	5.7	ILIH 7				
N 1234567890123	e L 111111111111111111111111111111111111	SUB 1212121212121212121212121212312312312312	DFF829304051627388279386490501602713822738495060	J VAL 1122334455667711222334455667711122233344455566677711222334455	11111111111111111144444444444444444444	KV A1111111111111111111100000000000000000		A-54

ORIGINAL PAGE IS OF POOR QUALITY

5612345 6678901 2345678901234 666686677 7777777788 8888	÷÷÷÷	mulumunning Mandalogan	7180071718249 7504605716807 1	667711122233 3444555666777	ᲓᲢᲢᲢ ᲓᲐᲜᲐᲜ ᲓᲐᲜᲐᲜᲐ ᲢᲢᲢ ᲢᲢᲢᲢᲢᲜᲜᲜᲜ Ა * * < Y Y * 3 ᲐᲦᲐᲛᲐ ᲢᲢᲢ ᲢᲢᲢᲢᲢᲜᲜᲜ	
ITYPE		HOC PPES	IFIRST	ISECOND	ITHIRD	KO JC
5	19	11 10	7	7	7	1 1
IDEL 7	JDEL 1	KDEL ICL	IN JLIN 5 7	ILIM 7		
NU1234567890012345678900123456789001234567890012345678900123456789000000000000000000000000000000000000	Le C	SUG 1212121212121212121212312312312312312	DF8842097531086453108642097531209975312099753110886442	IVAL JV/	N112233445566771122334455667711122233444455566 XV	A-55

444490123456789012345678901 67890123456789012345678901	333344444444444455555555555555555555555		00978642097351086453108642	121101010101010101010101010101010101010	67771122334455667711223344556677	57455656566767676767
72 73 74 75 76 77	555555	1 2 1 2 1 2	0 97 53 1	6 1 6 1 6 1	556677	676767

ORIGINAL PAGE IS " POOR QUALITY

#### APPENDIX B

#### SECDED RELIABILITY IMPROVEMENT MODELS

## B.1 INTRODUCTION

The reliability of a computing system can be significantly improved by employing single bit error correction and double bit error detection (SECDED) technology, which is thus used by the FMP to increase its reliability.

The report presents a model of reliability improvement assessment of a module operated with SECDED. It can be easily embedded in the system reliability prediction model. The final result is shown in a mathematical expression. The bounds of the reliability and the improvement factor are studied. A computer program coded on FORTRAN is also developed and validated, with double precision computation.

## B.2 MODEL

There are n chips in a module; a chip has m bits. A word which consists of n bits can be stored in this module by addressing each bit to a different chip. Without SECDED a bit failure induces the chip failure and the module failure as well. Assume the time to failure of a bit is exponential distributed, then the time to failure of a chip and that of a module are also exponential distributed. In some cases, a bit hard failure could cause a chip failure with probability (1-S). We call it a catastrophic bit failure. Otherwise a bit failure is called non-catastrophic bit failure with probability S. Assuming the MTBF of the chip as a time unit, we have that the MTBF of a bit is m time units and the bit failure rate is 1/m. The MTBF and the failure rate of a module are 1/n and n respectively. The expected time between (i-1)th and ith bit failure, the expected time to ith bit failure, the probability of no two-bit failure in one word and the probability of two-bit failure in one word are stated in Table B-1. The module fails at the ith bit failure only when there is neither catastrophic failure in the same word before the ith bit failure, but there is a catastrophic failure or two-bit failure in the same word when the ith bit failure occurs. Since the transient and catastrophic failures of a module at the ith bit failure are mutually exclusive, the MTBF of a module with SECDED is given by

$$MTBF_{m} = (1 - S) \left\{ \frac{1}{n} + \frac{m}{mn-1} \right\}$$

$$+ \sum_{i=2}^{m} \left\{ \sum_{k=1}^{i} \frac{m}{mn-(k+1)} \right\} \left[ \prod_{k=1}^{i-1} \frac{n(m-(k-1))}{mn-(k-1)} \right] S^{(i-1)} \left[ (1-S) + \frac{Sn(i-1)}{mn-(i-1)} \right] \right\}$$

$$+ S^{m} \left[ \sum_{k=1}^{m} \frac{m}{mn-(k-1)} \right] \left[ \prod_{k=1}^{i} \frac{n(m-(k-1))}{mn-1} \right]$$

ith bit failure	1	2	· '	i-1	i	 m	<del>m+</del> 1
Expected time between the (i-1)th and ith bit failure	m mn	 		m mn-(i-2)	 mn-(i-1)	 	 mn-m
Expected time to the ith bit failure	 	 mn-1		i-1 m ∑ ——— k=1 mn-(k-1)	i m ∑ ——— k=1 mn-(k-1)	m m ∑ ——— k=1 mn-{k-1}	m+1 m ∑ ——— k=1 mn-(k-1
		+ <u>m</u>					
Prob. of the ith bit failure being поп-catastrophic failure	S	S		S	S	S	S
Prob. of the ith bit failure being catastrophic failure	1-S	1-5		1-5	1-8	1-S	1-S
Prob, of no. two bit failure in one word	1	n(m-1) mn-1		n(m-(i-2)) mn-(i-2)	n(m-(i-1)) mn-(i-1)	n-1 mn-(m-1)	O
Prob. ot two bit failure in one word	0	<u>n-1</u> mn-1		n-(i-2) mn-(i-2)	)i-1) 	<u>n(m-1)</u> mn-(m-1)	1

# Table B-1. Expected Times and Probabilities

ORIGINAL PAGE IS OF POOR QUALITY

B--3

From the above expression, the reliability improvement factor can be shown as n.  $\text{MTBF}_{m}$ . When S=1, we have the upper bound of the factor and  $\text{MTBF}_{m}$ . As S=0, we have the lower bound of the factor and  $\text{MTBF}_{m}$ , if m is large enough the lower bound of the factor is 2.

If the expected time between the (i+1)th and ith failure is fixed as n time units the expected time to the ith bit failure is i.n. The MTBF of a module with SECDED is given by:

$$\begin{aligned} \text{MTBF}_{m} &= (1 - S) \quad \frac{2}{n} \\ &+ \sum_{i=2}^{m} \left\{ \frac{i}{n} \left[ \prod_{k=1}^{i-1} & \frac{n(m-(k-1))}{mn-(k-1)} \right] S^{(i-1)} \left[ (1-S) + \frac{Sn(i-1)}{mn-(i-1)} \right] \right\} \\ &+ S^{m} \quad \frac{m}{n} \left[ \sum_{k=1}^{m} & \frac{m}{mn-(k-1)} \right] \end{aligned}$$

Similarly as S=1 or 0, we have the upper bound or the lower bound of the factor and MTBF<sub>m</sub>, respectively. When m is large enough the difference between the MTBF<sub>m</sub>'s of the two models is negligible and so is that between the factors. The program for computing the reliability improvement factor are given in the Table B-2.

ORIGINAL PAGE IS OF POOR QUALITY

OF POOR ( QUALITY PAGE E

CARE CARD CARD CARC CARČ CARĽ

CARC #0002 CARD #0093 CARE #0004 CARD #0005 CARC #0006 CARC #0007 CARC #0008 CARD #0009 CARC #0010 CARE #0011 CARC #0012 CARE #0013 CARE #0014 CARE #0015 #0016 CARC #0017 CARE #0018 CARE #0019 CARE #0020 CARE #0021 CARD #0022 CARC #0023 CARE #0024 CARC #0025 CARC #0026 CARC #0027 #0028 #0029 #0030 #0031 CARC #0032 CARC #0033 CARE #0034 CARC #0035 CARC #0036 CARE #0037 CARD #0038 CARC #0039 CARC #0040 CARD #0041 CARD #0042 CARD #0043 #0044 #0045 CARD #0046

SUBROUTINE SECFAC(N, N, S, FAC) CARD #0001 THE PROG. COMPUTES THE SECDED RELIABILITY IMPROVEMENT FACTOR. # ÖF ČHĪPS IN A HÖDŪLE, ALWAYS EQUAL TO # OF BITS IN A HÖRD N ----(INPLT) ---- (INPLT) THE PROB. OF A NON-CATASTROPHIC BIT FAILURE. S SECDED RELIABILITY INPROVEMENT FACTOR, DEFINED AS MTBF OF THE MODULE WITH SECCED ÷---(ŰŰŤ₽ĹŤ) FAC DEVIDED BY NTBF OF THE NODULE NITHOUT SECDED IMPLICIT REAL+8(A-H,0-Z) FN=FLOAT(H) FN=FLOAT(N) FHTFN=FN\*FN SEDM=1./FN 1=1 ₽I=1. COMPUTING EXPECTED MTBF GIVEN THE 1ST BIT FAILURE IS CATASTROPHIC ENE SUN=(1.-S)\*(SEDN+1-/(FN-1-)) SIM1=1. SI=SEDM DO 100 I=2, M+1 SIM1=SIM1+S C STOP COMPUTING NEGLIGIBLE QUANTITY IF(SIMI.LE. 1.E-10) GO TO 200 FI=FLOAT(I) FIN1=FLOAT(I-1) COMPUTING PROB. OF NO 2-BIT FAILUR IN ONE NORD UP TO THE ITH BIT FAILURE PI=PI\*(FM-(FIH1-1.))\*FN/(FMIFN-(FIH1-1.)) COMPUTING\_EXPECTED TIME UP TO THE ITH BIT FAILURE C C S1=S1+FM/(FMTFN-FIMI) COMPUTING PROB. OF THE MODULE FAILURE AT THE ITH BIT FAILURE \$3=1,-S+S+(FIM1+FN)/(FMTFN-FIM1) C FPROB=SIM1\*PI\*S3 STOP COMPUTING NEGLIGIBLE QUANTITY IF(FPROB LE. 1.E-20) GO TO 200 COMPUTING EXPECTED HIBF GIVEN THE MODULE FAILED BEFORE OR AT THE ITH BIT FAILUR С C SUN=SUN+SI\*FPROB CONTINUE 100 FAC=SUN\*FN RETURN 200 ÊÑĐ

٠bd сл

## APPENDIX C

#### SPARE PROCESSOR

#### INTRODUCTION


In Chapter 5, the reliability and availability calculations make use of the switching of spare processors. This appendix presents the method of switching in more detail, to support the claims made in Chapter 5. First, a discussion of the hardware that needs to be added to support the switching, and second, the implications for processor number are given.

#### SWITCHING

Figure C-1 shows a switching network, which amounts to one additional level of logic at the processor side of the transposition network. This network therefore increases the depth of the transposition network from ten levels to eleven levels of logic. Switching is electronic, under software control. The spare processor can occur at any location from processor 0 to processor 128 in the cabinet. Figure C-1 shows the first cabinet; the others are similar.

No switching is needed in the connections to and from the control unit. All outputs from the control unit to processors are broadcast to all processors; the inputs from processors to CU are either ANDed together with a 512-way AND, or ORed together with a 512-way OR in the fanout boards. The fanout

ORIGINAL PAGE IS OF POOR QUALITY



C-2

board needs appropriate input from the spare processor to form the correct. 512-way result. For example, in forming "all processors ready", or in forming "any processor enabled", the correct result will be achieved by having the spare processor's "enable" bit in the FALSE state.

#### PROCESSOR NUMBER

The PNO instruction produces processor numbers from 0 through 511 in the 512 processors that are switched into the system, independently of which ones are spare. Each processor in the cabinet has wired into its backplane a number from 0 through 128. Each cabinet has a number (0, 1, 2, or 3) set by a switch at the cabinet fanout board. If it were not for the spare processor, the cabinet number would be concatenated with the hard-wired number in the backplane to form the processor number. As it is, processors above the spare processor subtract 1 from their hard-wired number before concatenating it with the cabinet number to form the programmatic processor number as part of the PNO instruction. Thus, there are ten poles on each switch shown in Figure C-1. The eight data lines plus one strobe make nine poles for transposition network use, plus this bit for the PNO instruction to use in calculating the processor number.

## SETTING THE SPARE PROCESSOR SWITCH

The setting of the spare processor switch is done only at a time when the array has halted. Switching is controlled from the diagnostic controller in response to commands from the host. Hence, the FMP programs are never aware of

C-3

which processor is spare, and as explained above, the FMP programs will always have an FMP of 512 processors, numbered from 0 through 511, on which to run.