NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

JPL NO. 9950-528

DRL NO. 99 DRD No. SE-5

U)

42367 Uncla

63/44

Æ $\overline{10}$

SCL

DOE/JPL-955328-80/4 DISTRIBUTION CATEGORY UC-63

THE ESTABLISHMENT OF A PRODUCTION-READY

MANUFACTURING PROCESS UTILIZING THIN SILICON

SUBSTRATES FOR SOLAR CELLS

FINAL REPORT MOTOROLA REPORT NO. 2364/4 DRD NO. SE-5

OCTOBER 1980

JPL CONTRACT NO. 955328

PREPARED BY

R. A. PRYOR

MOTOROLA INC. SEMICONDUCTOR GROUP

5005 EAST McDOWELL ROAD

PHOENIX, ARIZONA 85008

THE JPL LOW-COST SOLAR ARRAY PROJECT IS SPONSORED BY THE U.S. DEPARTMENT OF ENERGY AND FORMS PART OF THE SOLAR PHOTOVOLTAIC CONVERSION PROGRAM TO INITIATE A MAJOR EFFORT TOWARD THE DEVEL-OPMENT OF LOW-COST SOLAR ARRAYS. THIS WORK WAS PERFORMED FOR THE JET PROPULSION LABORATORY, CALIFORNIA INSTITUTE OF TECHNOLOGY BY AGREEMENT BETWEEN NASA AND DOE.

PROJECT NO. 2364

)

883-23615

 $\mathbf{\Omega}$ ð **ESTABLISHMENT** MANUFACTURING PRO SUBSTRATES (Motorola, ZO
O Final Report

PRODUCTION-READY $(MASA - CR - 164327)$

THIN

UTILIZING

CELLS E

 $\overline{\mathbf{a}}$

A10/MF

DRL NO. 99 DOE/JPL-955328-80/4 DRD No. SE-5 DISTRIBUTION CATEGORY UC-63

THE ESTABLISHMENT OF A PRODUCTION-READY

MANUFACTURING PROCESS UTILIZING THIN SILICON

SUBSTRATES FOR SOLAR CELLS

FINAL REPORT MOTOROLA REPORT NO. 2364/4 DRD NO. SE-5

OCTOBER 1980

JPL CONTRACT NO. 955328

PREPARED BY

R. A. PRYOR

MOTOROLA INC. SEMICONDUCTOR GROUP

5005 EAST McDOWE LL ROAD

PHOENIX, ARIZONA 85008

THE JPL LUW-COST SOLAR ARRAY PROJECT IS SPONSORED BY THE U.S. DEPARTMENT OF ENERGY AND FORMS ?ART OF THE SOLAR PHOTOVOLTAIC CONVERSION PROGRAM TO INITIATE A MAJOR EFFORT TOWARD THE DEVEL-OPMENT OF LOW-COST SOLAR ARRAYS. THIS WORK WAS PERFORMED FOR THE JET PROPULSION LABORATORY, CALIFORNIA INSTITUTE OF TECHNOLOGY BY AGREEMENT BETWEEN NASA AND DOE.

PROJECT NO. 2364

<u>.</u>
De man man de antigua de la de la califactura de la construcción de la construcción de la construcción de la c

THIS REPORT WAS PREPARED AS AN ACCOUNT OF WORK SPONSORED BY THE UNITED STATES GOVERNMENT. NEITHER THE UNITED STATES NOR THE UNITED STATES DEPARTMENT OF ENERGY, NOR ANY OF THEIR EMPLOYEES, NOR ANY OF THEIR CONTRACTORS, SUB-CONTRACTORS, OR THEIR EMPLOYEES, MAKES ANY WARRANTY, EXPRESS OR IMPLIED, OR ASSUMES ANY LEGAL LIABILITY OR RESPONSIBILITY FOR THE ACCURACY, COMPLETENESS OR USEFULNESS OF ANY INFORMATION, APPARATUS, PRODUCT OR PROCESS DISCLOSED, OR REPRESENTS THAT ITS USE WOULD NOT INFRINGE PRIVATELY OWNED RIGHTS.

a

ABSTRACT

1hreo inch diamoter Czochralski ilicon substrates sliced directly to `5 mil, 8 mil, and 27 mil thicknesses with wire saw techniques were procured. Processing sequences incorporating either diffusion or ion Implantation technologies were employed to produce n+p or n+pp+ solar cell structures. These cells were evaluated for performance, ease of fabrication, and cost effectiveness. it was determined that the use of 7 mil or even 4 mil wafers would provide near term cost reductions for solar cell manufacturers.

TABLE OF CONTENTS

Bearing

þ Í

Ħ

1156 *- **1156 *- 1156 *- 1156 *- 1156 *-**

LIST OF TABLES

..... _per.

 $\ddot{}$

ŗ

LIST OF FIGURES

1.0 SUMMARY

This contract was for the investigation, development, and characterization of methods for establishing production-ready manufacturing processes which utilize thin substrates for solar cells. The thin silicon substrates used for these investigations were sawed directly from three Inch diameter ingots to thicknesses of 8 mils and 5 mils. Wafers sliced to 17 mils were employed as thicK substrate reference samples. Sodium hydroxide etching techniques were used to prepare substrates with thicknesses ranging between the 5, 8, and 17 mil values. Wafers as thin as 3.9 mils were processed.

it **was** concluded, in general, that by choosing an appropriate processing sequence, exercising adequate care in handling, and providing sufficient startup time to transcend the learning period, the thinnest wafers could be handled with yields only marginally smaller than those of the thickest wafers. Based on wafer slicing and processing yields anticipated for full scale production operations, it is cost effective to use even the thinnest wafers.

Several possible processing techniques were considered. A baseline process sequence using phosphorus diffusion was established for n+p type solar cells. This is perhaps the simplest process, corresponding to common industry practices today. It was determined that, in agreement with theory, sell performance (both voltage and current) decreases steadily as substrate thickness is decreased. Nevertheless, even for this simple cell structure it was shown that the thinner, 4 mil wafers would be most cost effective.

Numerous eariations on the baseline process were considered, including the use of ion implantation to provide phosphorus and boron doping. It was determined that by using ion implantation processing, an advanced n+pp+ cell structure could be obtained while ke6ping wafer handling to a minimum. This is

important for **maximizing yields for the very thin cells. ion implantation techniques were shown to be capable of producing 7 mil cells with performance equalling** or exceeding 17 mil **cells. Based on these considerations, a pilot process sequence incorporating boron and phosphorus implants was established.**

u

I

tota l of 418 wafers, etched to various thickness values which spanned the range from 3.9 mils to 16.9 mils, **was processed** by the pilot sequence. The resulting cell test data indicate that **solar cell voltage performance can be maintaloed regardless of cell thickness. However, for the process chosen it** ⁱ was found that short circuit **current tended to decrease slowly for thicknesses** below 7 mils. One difficulty encountered for the pilot **procoss was** that too few substrates were processed to complete the learning experience and establish a mature pilot line. This is **particularly truu for the development of** routine handling techniques to insure against thin cell breakage. Nevertheless, the results of the pilot process tests reinforce the conclusions of thin cell cost effectiveness drawn from the baseline cell process.

It should be noted that this contract dealt primarily with the processing of thin substrates. Investigations were not performea with respect to slicing techniques. Thin silicon substrates for use in this effort were procured from a material supplier (Motorola) where they were produced by present day technology.

 \mathcal{L}

iNTRODUCTION $2.0 -$

 $\mathbf{K}^{\mathbf{r}}$ ŗ.

~

 $_{\rm L}^{\rm F}$. $\frac{1}{2}$

1999年1月1日

Today, most commercially manufactured silicon solar cells arc fabricated on ingot grown and sliced substrates. The ingot technology is primarily the Czochralski process. The ingots are sliced, typically with an ID circular saw, to form the substrate wafers. As-sawed wafers are chemically etched to remove sawing damage present on the surfaces.

Solar cell substrates prepared utilizing this ingot and sawing technology usually have thicknesses of 12 to 15 mils. This thickness is dictated by conventional substrate preparation yields and process handling considerations. Experience with ID sawing of crystals has shown that sawing yields decrease dramatically as the wafer thickness is decreased, primarily due to breakage during sawing. Handling of thinner uubsfafes during subsequent solar ce/l processing has also shown breakage problems for many current process sequences. This is not necessarily true for all processes, and is primarily a result of fraditional rough and non-automated handling fechniques.

Thicknesses of 12 to 15 mils are greater than needed for good solar cell performance. In general, the silicon substrate thickness should be comparable to the minority carrier diffusion length. For typical Czochralski substrates, diffusion lengths are on the order of 100 um (4 mils) at most. Substrate thickness in p xcoss of the diffusion length does not contribute substantially to cell performance but serves primarily as mechanical support. This extra support thickness contributes heavily to the cost of the completed solar cell since, today, silicon material is a major ccsf driver.

Further problems exist with ID sawing of ingots, namely, kerf loss and saw damage. For 3 inch diameter wafers, the kerf loss from ID sawing can be expected to be 12 mils or greater. Moreover, surface damage generated on the

3

 \bullet

4

 $\frac{1}{2}$

wafer during sawing can range up to 1 mil deep. This surface damage must be removed to achieve an efficient solar cell. This means that approximately 14 mils of silicon thickness are lost to kerf and saw damage for each substrate cut. This amounts to a substantial cost for each solar cell, which is incurred prior to any solar cell processing. It would be very desirable to reduce both wafer thickness and kerf loss.

9

Several companies are implementing technologies for multiple-wire sawing of silicon ingots, routinely sawing thinner wafers with this technology than is possible with traditional ID sawing. These wafers have sawing damage layers only 6 to 8 um deep on each surface, less than half the depth of damage in ID sawed wafers. Therefore, less etching is required to remove saw damage. Further, this can be done with a kerf loss of 7.5 to 8 mils. Such a slicing technology can be used to cut wafers at least as thin as 5 mils. Wafers this thin and with such a small kerf loss can have a major cost reduction effect on near-term solar cell manufacturing costs, if wafer preparation yields are acceptable and if solar cell fabrication processes are employed which minimize wafer handling and breakage.

The possibility of using wafers sawed at 5 mils with a 7.5 mil kerf makes the attainment of 1 m^2 of solar cells per kg of starting silicon a realistic short term proposition.

A square meter of silicon t mils thick weighs:

are meter of stricon 1 mils throw weighs:
100 cm x 100 cm x t mils x $\frac{10^{-3} \text{ in}}{\text{mi}1} \times \frac{2.54 \text{ cm}}{\text{in}} \times \frac{2.33 \text{ cm}}{\text{cm}^3} = 59 \text{ t}$ gm. Allowing for kerf loss, the thinner (5 mil) wafers utilize 12.5 mils of crystal; this produces 32 wafers per cm of crystal. Hence, a square meter of silicon 5 mils thick utilizes 59 \times 12.5 = 737.5 gm of silicon. This allows a budget of 262.5 gm out of the original 1000 gm of silicon for losses including crystal growing, slicing, and solar cell processing. Such a loss - 35% - is well within the bounds of practicality.

At current prices for polycrystalline silicon, about \$90/kg, the silicon cost for such a square meter of 5 mil thick silicon would be \$90. Assuming 14⁴ encapsulated efficiency, which is now a generally accepted goal for single crystal silicon solar cell modules, one square meter of silicon would produce 140 watts. This results in a cost of $$90/kg$ / 140 watts/kg = 64¢/watt. At a projected intermediate polycrystalline silicon price of \$25/kg, the silicon content of a solar module will be less than 18¢/watt, which is well wenth the budget for a \$2/watt module. At a projected long term polycrystalline silicon price of \$7.50/kg, the silicon content of a solar module will be about 54/watt. This figure is not out of line for a 504 /watt budget of about 15 4 /watt each for the silicon substrate, wafer processing, .and encapsulation.

r

The purpose of this contract was the investigation and characterization of solar cell fabrication processes which could utilize thin substrates for solar cells. The work proceeded on the assumption that thin substrates could be p rocured from a material supplier and, thus, did not include technical studies or development of sawing techniques. Three inch diameter wafers sliced by wire-saw techniques were purchased from the Motorola Semiconductor Croup Materials Operation In three as-sawed thickness categories. 17 mils, 8 mils, and 5 mils. The 17 mil wafers were received In the as-sawed condition and used as control samples. The 8 mil wafers were received in two groups, one as-sawed and the other chem-etched to 7 mils to guarantee saw damage removal. The 5 mil wafers were received only after chem-etching to 4 mils.

These three thickness categories, when combined with varying degrees of surface etching immediately prior to cell processing, provided a range of substrates from today's conventional wafers to the thinnest wafers deemed practical with sliced-ingot technology. These substrates were used with various various cell processes to investigate the tradeoffs between processing

yields and cell performance as a function of **wafer** thickness. Processes based on both gasecus diffusion techniques and ion iomplantation techniques were studied. Both simple (front junction only) cell structures as well as devices incorporating back-surface enhancement layers were considered. in all cases, a primary criterion for process sequence choice was to minimize the required wafer handling so as to reduce thin cell breakage and increase yield,

Working with wafers which are substantially thinner than conventional substrates required a learning period, both in the development lab and on the production line. The number of cells processed over the duration of this contract was too small for an accurate statistical evaluation. It is believed, however, that sufficient quantities of material were processed to allow detection of all major problems attributed to thin cells and associated with the processes investigated. To this end, enough information has been developed to project the cost effects of introducing thin substrates into cell process lines in production quantities.

The following technical discussion details the specific investigations completed. In general, it has been demonstrated that the use of substrates thinner than today's conventional silicon wafers is an effective approach to reducing solar cell costs.

3.0 TECHNICAL. DISCUSSION

ee.

3.1 THIN SUBSTRATE PROCUREMENT

Orders were placed with the Motorola Semiconductor Group Materials Operation for thin silicon substrate samples. Sample wafers were sliced from 3 Inch diameter, p-type (boron doped) Czochralski ingots of approximately 1 Ω -cm resisitivity. The wafers were sawed to nominally 8 mil and 5 mil thicknesses using a multiple-wire saw. After sawing, most samples were chemically etched to remove approximately one-half mil from each side to eliminate residual sawing damage. Hence, final thickness values were 7 mils and 4 mils. A number of the 8 mil as-sawed substrates were delivered before etching. These substrates were used for the later "production process" lots as well as for studies on saw damage removal.

In addition to the thin substrates, wire-sawed (and edge-rounded) wafers approximately 17 mils thick were obtained. These wafers were used as control samples to approximate the performance of solar cells of conventional thickness.

The substrates thus procured for testing had excellent statistical distributions of wafer thickness and wafer resistivity. Sample measurements from the group of 8 mil as-cut wafers and the group of 4 mil sawed and etched wafers are given in Tables 1, 2, and 3.

Tables 1 and 2 show thickness measurements made at five positions on each wafer tested. The five positions include a center position and four edge positions as shown in Figure 1. The average for all thickness measurements on the nominally 8 mil as-cut wafers is 8.24 mils (standard deviation is 0.18 mils). The average for the nominally 4 mil sawed and etched wafers is 4.27 mils (standard deviation is 0.10 mils).

Test wafer thickness measurements for nominal 8 mil, as-cut wafers.

CONTRACTOR

Test wafer thickness measurements for nominal 4 mil, sawed and etched wafers.

TABLE 3

Test wafer resistivity, measured at wafer center with four point probe.

Figure t: Diagram showing positions where thickness measurements were made on sample wafers.

R

 \mathcal{A}

Table 3 shows resistivity measurements made at the center of each wafer tested. The **average thicknesses stated above were assumed for calculating wafer** resistivity. Wafers of either thickness have resistivities averaging near 1.2 **Q**-cm.

N F

i

These thin **substrates represent what must be considered to be feasibility** trials in sawing thin **wafers. The substrates sawed directly to 8 mils are** among the first to be produced by Motorola, **and those sawed** directly to **5** mils are the first. The **actual wafering yields obtained with these initial attnmpts** are good, but these yields are expected to improve rapidly as experience is accumulated. it Is anticipated that **a yield of 85\$** is **readily attainable** for 8 mil wafer production. This **means that, of the maximum number of available** wafers per Inch of crystal, 0.85 times this number will be achieved. The maximum number of wafers per inch is determined by dividing one Inch by the sum of the sawed wafer thickness in inches and the kerf loss. For the process used to saw wafers for this contract, the kerf is 0.0078 inch. At 85% yield, an inch of crystal should yield 63.3 wafers which **are 8 mils** thick.

The actual data for two of the wafer procurements made for this contract are given below. For the first procurement, wafers were cut to nominally 8 mils, The actual measured thickness is 8.25 mils. A total of 14.0 inches of crystal was sent to be sawed and 438 wafers were delivered. From 14.0 inches, the maximum number of wafers available is 872 wafers (62.3 wafers/inch). Thus the yield from the initial attempt was 50.2%. This is equivalent to 31.3 wafers/inch.

For the second procurement, wafers were cut to nominally 5 mils. The actual thickness is 5.33 mils. A total of 11.1 inches of crystal was sent to be sawed and 296 wafers were obtained. This represents a yield of 35.0% since 26.7 wafers/inch were obtained while the maximum available was 76.1 wafers/inch.

12

i

INITIAL WAFERING COST ANALYSIS 3.2

During the work on this contract, no substantial difficulties were encountered in utilizing the same processing sequence for wafer thicknesses ranging between 17 mils and 4 mils. This is due, primarily, to the nature of the process sequences studied. While initial experiments, as discussed in later sections of this report, resulted in lower processing yields for the thinnest wafers, this is deemed to be due to the learning experience and is not considered to be a future impediment. No reason can be envisioned at this time for assuming that the thinnest wafers must result in lower vieids in a product ion process. Additionally, it is expected that down to a wafer thinness of 4 mils there whould be no loss in solar cell power conversion efficiency it tho pr opor cell design features can be employed.

Accordingly, the principal cost tradeoffs occur in the wafer slicing process. If thin wafers can be sliced with reasonable γ i ω ids, more substrate area can be obtained per kilogram of silicon ingot, thus offeeting a cost savings.

An initial wafering cost analysis has been performed using the JPL/IPEG (Interim Price Estimation Guidelines) formulas. The IPEG methodology is thoroughly described in JPL Document, No. 5101-33. IPFG caiculations have been made to estimate the price per watt for substrates of three separate thicknesses: 13 mils, 8 mils, and 5 mils. These thicknesses represent a standard reference thickness plus the two as-cut thicknesses actually being used for this contract. Only present-day, three inch diameter wafers are considered_

An important part of this analysis is use of a wire-saw process for slicing standard Czochralski silicon ingots. The basic saw prameters, listed in Table 4, are obtained both from reported data and in-house experience. These parameters are used to compute the required EQPT, SQFT, DLAB, MATS, and UTIL quantities for the IPEG equation. In addition, a cost of \$13.79 per square meter of cutting area

l

TABLE 4; MULTIPLE-WIRE SAW PARAMETERS

÷

A

is assessed to covor oxp**endable supplies such as abrasive, wir**e, wire guides, and other miscellaneous items.

:f

k w

> The cost of the 3 inch diameter Czochraiski ingot used as the slicing input material is assumed to be \$250 per kilogram. This is taken from a 1978 price calculation based on \$60 per kilogram poly-silicon which was reported by SILTEC at the ninth JPL Project Integration Meeting.

> The price of a wafer obtained from this slicing process depends strongly on sawing yields and throughput. Since the direct slicing of 5 mil wafers or 8 mil wafers is not yet a production process, some reasonable assumptions must be made concerning yields. Actual yields in a production process are expected to be considerably greater than the 50.2% and 35.0% values discussed in Section 3.1. Slicing yields for 8 mil wafers should quickly approuch 85%, a reasonably conservative value. Anticipating that 5 mil slicing won't quite be capable of duplicating the yield for 8 mil slicing, it Is assumed that yields for 5 mil slices will approach a value of 80%. Standard 13 mil wafers should be sliced with at least 93% yields. Hence, for the purposes *of* this cost analysis, it Is assumed that 13 mil wafers are sliced with 93% yield, 8 mil with 85% yield, and 5 mil with 80% yield.

The maximum allowable throughput values for each wafer thickness must be weighted by the yields assumed above. To determine throughput per saw, note from Table 4 that one 4 inch long crys. I is sliced in each 220 minute period. This 4 inch length, divided by the sum *of* the slice thickness plus .0076 inch kerf, gives the maximum number of wafers produced in 220 minutes. Hence the maximum throughput rates are as follows:

'", ` 15

If these maximum rates are weighted by the assumed yields, then the assumed throughputs used for IPEG calculations are as follows:

These throughput values will be used to determine the floor space, number of machines, number of labor personnel, utility usage, and materials requirements associated with slicing for a factory operating at approximately one megawatt per year output.

It is assumed that a 3 inch diameter solar cell power conversion efficiency of 14% is obtained. Then a throughput of 190 wafers/hour is equivalent to 999,146 watts/year. Thus all of the cost calculations will be based on a throughput of 190 waf/hr.

As an example calculation, consider floor space. A manufacturing space of 40 sq. ft. per machine is required, as noted In Table 4. For the three cases of 13, 8, and 5 mil slices, 190 waf/hr, requres more than one nvachine, since the yielded throughputs per machine are less than this. To determine the floor space requirement, the desired throughput (190 waf/hr) is divided by the yielded throughput for each case and then multiplied by 40 sq. ft. Thus, the floor space requirement for each case is as follows:

 $\frac{13 \text{ mil}}{13 \text{ mil}}$ SQFT = $\frac{190 \text{ waf/hr}}{48.77 \text{ waf/hr}} \times 40 \text{ sq. ft.} = 155.83 \text{ sq. ft.}$

8 mil $\frac{1}{58.70 \text{ waf/hr}} \times 40 \text{ sq. ft.} = 129.47 \text{ sq. ft.}$

$$
\frac{5 \text{ mil}}{9 \text{ mi}}
$$
 $5QFT = \frac{190 \text{ waf/hr}}{68.16 \text{ waf/hr}} \times 40 \text{ sq. ft.} = 111.50 \text{ sq. ft.}$

Similar weightings are performed for the cost of materials (MATS), the cost of labor (DLAB), the cost of capital equipment (EQPT), and the cost of utilities (UTIL). The total values so obtained for each category are listed in Table 5.

4

16

1.

IPES COMPONENT COST VALUES FOR SLICING TABLE 5:

● 「 「 「 」 「 」 「 」 「 」 「 」 「 」 」

This represents direct costs for one year (approximately one megawatt
output). Dollars are in 1975 values. Materials costs include the cost
of Cz sillicon ingot which is sliced. NOTE:

 $\frac{1}{3}$

Using the values in Table 5, the IPEG price equation Is applied. In this equation, total price P - **0.489 EQPT** + **96.9 SQFT + 2.133 DLAB** + 1.255 MATS + 1.255 UTIL. This equation gives an estimate of the total selling price in dollars. A more convenient set of units is dollars per watt, obtained by dividing the total price equation by the total **number of watts produced** for that price (in this case 999,146 watts, assuming 190 waf/hr for **one** year at **14%** efficiency per wafer). The total IPEG price and its **component parts are given in 1975 dollars** per watt In Table 6. Hence the price of sliced substrates should be \$2.767, \$2.330, and \$2.031 for 13, 8, and 5 mil thicknesses, respectively, per watt.

Over two thirds of each of the total prices resulting from this cost analysis are directly attributable to the cost of the Cz ingot starting material. If that portion of the total price which is due to ingot costs is subtracted from the total price, the effective add-on price for the slicing process is obtained. This is shown in Table 7.

The total prices for sliced substrates given in Tables 6 and 7 are in reasonable agreement with near-tern, price allocation guidelines established by JPL. A table of near-term guidelines presented at the Ninth JPL Project Integration Meeting is reproduced in Table 8. The expected price of \$2.34 per watt for the 1980 timeframe when polysilicon is priced at \$60 per kilogram is very close to the predicted prices of today's wire-wawed 13, 8, and 5 mil substrates resulting from the IPEG analysis above.

3.3 INITIAL EXPERIMENTAL LOTS

Three inch diameter Czochralski wafers sawed to thicknesses of 17 mils, 8 mils, and 5 mils were prepared by the Motorola Semiconductor Group Materials Operation. A multiple-wire sawing technology was employed. Some of the 8 mil wafers and all of the 5 mil wafers were further prepared by chemically etching 0.5 mil of silicon from each side to guarantee removal of sawing damage. Statistical measurements on this material were reported in

IPEG COMPONENT PRICES AND TOTAL PRICE OF SLICED
SUBSTRATE IN 1975 DOLLARS PER WATT. TABLE 6:

This represents selling prices for substrates after slicing including
the cost of single cyrstal Cz ingots used in slicing. A 14% cell
efficiency is assumed and 3 inch diamter wafers are used. NOTE:

「1999年の1999年の1999年の1999年には世界中で1999年に1999年によるので、1999年には1999年には1999年には1999年には1999年には1999年には1999年には1999

 $\frac{1}{\sqrt{2}}$

DIVISION OF TOTAL PRICE INTO THAT PORTION
DUE TO SILICON SINGLE CRYSTAL INGOT COST AND
THAT PORTION ESSENTIALLY DUE TO ADD-ON PRICE
OF SLICING. 1975 DOLLARS. TABLE 7:

É

See note of Table 6

畫

INGOT TECHNOLOGY PRICE ALLOCATION GUIDELINES FROM THE PROCEEDINGS OF THE NINTH JPL PROJECT INTEGRATION TABLE 8:

แบ็นที่ความ

Section 3.1 of this report. A **number of these wafers, along with some control wafers produced by Wacker, wore used to establish the first six** test lots for thin cell fabrication. The cells produced **in these lots provided** a baseline for **,judging cell performance and processing improvements** directed toward incorporating thin substrates into production processing.

Each test lot **was started with 24 wafers per lot.** This number allows a space position for a test **wafer in the standard carriers and diffusion boats** which hold 25 wafers. Each of the six test lots is described in the following paragraphs. Each starting wafer in each of the six lots has been measured to determine wafer resistivity and thickness at the wafer center. All wafers are Czochralski material.

Lot Al is a control. It contains wafers produced by **Wacker** which are chemically etched on the back and polished on the front. The **average wafer** resistivity is 2.34 Ω -cm ($\sigma = 0.10 \Omega$ -cm) and the average center thickness is 14.28 mils ($\sigma = 0.21$ mils).

Lot A2 contains wafers from crystals grown at Motorola; they are in the as-cut condition and are edge rounded. The average wafer resistivity is 1.01 Ω -cm (σ = 0.11 Ω -cm) and the average thickness at the center is 17.74 mils $(\sigma = 0.19$ mils).

Lot A3 is a lot of thin, as-cut wafers grown and cut at Motorola. These wafers are not edge rounded. The **average** wafer resistivity is 1.30 Ω -cm ($\sigma = 0.02$ Ω -cm) and the average center thickness is 8.24 mils $(c = 0.20$ mils).

A4 is a lot of thin wafers sliced at Motorola to approximately 5 mils and then chemically thinned to eliminate saw damage. Average wafer resistivity is 1.20 Ω -cm (σ = 0.04 Ω -cm) and the average center thickness is 4.39 mils ($\sigma = 0.05$ mils).

A5 is a lot of thin wafers sliced at Motorola to approximately 8 mils, edge rounded, and then chemically etched. The average wafer

 t osistivity is 1.44 Ω -cm (d = 0.19 Ω -cm) and the average <mark>cen</mark>ter thickness 15 7.22 mils ($\sigma = 0.11$ mils).

Lot A6 Is Identical to lot A5 In starting condition. The average wafer rosisitivity is 1.51 Ω -cm ($\sigma = 0.19 \Omega$ -cm) and the average center thickness is 7.09 mils ($\sigma = 0.09$ mils).

Detailed tabulations of resistivity and starting thickness measurements for each lot will be presented as part of the data in Section $3.5.3.$

With the exception of surface texturing, all six lots were processed through the same junction formation, antireflection coating, and metallization 'steps. The wafers in lots Al, A2, A3, A4, and A5 have been textured on both sides using the standard Motorola texture etch process. As a result, lots A1 and A2 have textured peaks with a nominal height of 7 microns, lot A3 has textured peaks nominally 6.5 microns high, and lots A4 and A5 have textured peaks nominally 5 microns high.

Each wafer in each lot was measured after texturing to determine wafer -thickness loss. The average "peak-to-peak" thickness loss from before to after texturing ranged from 4.8 microns to 7.6 microns. Thickness measurements were performed with a stage micrometer, so measurements with textured surfaces reflect the distance from textured peaks on one side to the tips of textured peaks on the other side. Thickness data after texture are also tabulated in Section 3.5.3.

etched surface condition. Lot A6 was not textured and has been retained in the smooth, chemically

Table 0 summarizes the substrate characteristics for each of the six test lots.
Nas-sawed using multiple wire saw technology

à

SUMMARY OF THE COMPOSITION AND SUBSTRATE
CHARACTERISTICS FOR TEST LOTS AI THROUGH A6. TABLE 9:

ć,

¥,

INTITAL PROCESS SEQUENCE $3,4$

The initial six test lots of thin substrate solar cells were processed with the following process sequence:

1. Start with sawed, or sawed and etched, wafers.

- 2. Clean wafers In hot piranha solution (a mixture of sulfuric acid and hydrogen peroxide), rinse, etch in dilute HF solution, rinse.
- 3. Texture etch both sides of wafers and rinse (excluding lot $A6$).
- 4. Dry wafers using Freon vapor "degre ε ser" technique.
- 5. Plasma oxidation/clean ("ashing").
- 6. $\mathsf{PH}_{\mathbf{3}}$ diffusion, both sides, at 900 $\mathrm{^{\mathrm{O}C}}$ for approximately 18 minutes.
- $7. \hspace{2em}$ Sirip phosphorus glass in HF and rinse.

8. Dry wafers using Freon vapor "degreaser" technique.

9. Mesa etch front perimeter and etch back to remove phosphorus layer. This is done with a standard photoresist procedure to protect the desired junction from the silicon etch (nitric-hydrofluoric-acetic acid mixture).

lO. Plasma oxidation/clean.

11. LPCVD $Si_{3}N_{A}$ deposition.

12. Etch front metal pattern, stripping back surface Si₃N₄ layer.

13. Metallize.

In step 13, to eliminate initial concern for stress in using a solder coating process for the metal contact, a plated palladium-silver metallization system was used for lots A1 through A6.

In step 4 of the process sequence listed above, wafers are dried in the following manner. After rinsing, a carrier of wet wafers is placed in a container of isopropal alcohol which displaces and mixes with the water on the wafer surface. The carrier is then placed in the hot vapor section of a Freon vapor degreaser. The hot Freon vapor condenses on the colder wafer

surfaces and drips off the wafers to the liquid sump below, carrying any particulate residue away. As the carrier of wafers is withdrawn from the vapor, the Freon remaining on tho wafer surface evaporates, leaving the waters dry. This drying process was originally chosen because it provides a very gentle method for drying the thin substrates. However, it has since been determined with other experiments that conventional centrifugal spin-drying can be used, even for the 4 mil substrates, without substantial risk of breakage.

In step 11 of the process sequence, LPCVD silicon nitride deposition refers to a low pressure chemical vapor deposition process whereby a uniform Si_zN_A film is deposited on both sides of the solar cell substrate at pressures below atmospheric pressure. The nitride film thickness is such as to serve both as a metal plating mask and as a front surface antireflection coating. This process provides uniformity and reliability of Si_3N_4 coating with excellent throughput.

Plasma oxidations were introduced in steps 5 and 10 as the first effort to eliminate some of the wafer handling involved in using wet chemical cleans and rinses prior to high temperature furnace operations. Using the dry plasma process requires less handling and is more gentle with respect to breakage of very thin silicon substrates.

lamp source and calibrated with a reference cell fabricated by JPL. Pertinent data were taken for each wafer in lots Al through A6 after each major step in the process sequence. Junction sheet resistances were measured for the phosphorus diffused layer after completing step 8. Photogeneration current was measured after step 9 by using a diode curve-tracer to observe the solar cell reverse-biased chatacteristic I-V curve under simulated AM1 illumination. The illumination was provided by a quartz-halogen

26

 \blacksquare

Those in-process data are given in the detailed tabulations to be found In Section 3.5.3. Wafer loss through in-process breakage was also recorded and this information was used to calculate cumulative yields after major process stops.

3.5 INITIAL EXPERIMENTAL RESULTS

'.5.11 BASELINE CELL STRUCTURE

As a result of the process sequence described in Section 3.4, the baseline solar cell structure is a very basic n-on-p configuration. This is similar to what might be used if one were choosing a structure for the least expensive fabrication costs with today's technology.

Of the six lots discussed in this report, five consisted of wafers which were textured, both front and back, at the onset of processing. One lot was not textured, but was chemically etched to smooth the as-sawed surface.

The n-type front surface junction layer was formed with a phosphorus diffusion (from a PH₃ source) followed by a mesa etch proc**e**ss. The mesa etch process strips the unwanted diffused layer from the back of the substrate and from a ring around the edge of the cell front. Those areas which have been etched to remove phosphorus are smoothed considerably compared to the original sharp-odged textured surface but still retain tetrahedral shapes. The resulting p-n junction area is 43.3 cm^2 . The average junction depth for lots Al through A6 is near 0.6 pm. No back surface enhancement diffusion (P+ layer) or back surface field (BSF) was employed for these lots.

The completed solar cells have an antireflection coating of silicon nitride (Si $_5$ N $_4$). Average Si $_5$ N $_4$ coating thickness for the six test lots is 7448.

A metal plating mask is formed with the $Si\frac{N_A}{3}$ by stripping the back surface of the wafer and patterning the front with **a** metal grid pattern. 'Thus, the completed cells have metal totally covering the back surface. The front surface grid shadows approximately 8% of the p-n junction area.

As previously stated, the metallization used for lots Al through A6 consists of a palladium-palladium **sllicide** contact layer and a silver conducting layer. This system was chosen because it was available and because the 4 mil substrates could be safely plated without concern for breakage likely to **be** encountered if a solder-dip process were chosen. Unfortunately, the front surface grid pattern used is optimized for a soldered metallization. The amount of shadowing could be reduced if the pattern were optimized for silver instead. With the pattern used and the silver conductor, the total series resistance of the cell is typically about 5 milliohms. This corresponds to a voltage loss of about 6 mV at an output current of 1200 mA.

3.5.2 LOT DATA SUMMARY

THE PARTY OF PERSONS ASSESSED.

THARDER

Important parameters and experimental results for the baseline cell test lots are summarized in Table 10. Where items are labeled average they are the mean value of measurements taken on all the cells in a given lot.

The as-processed wafer thickness is the measured "peak-to-peak" wafer thickness after texturing 9xcept for lot A6, which is not textured. This measurement was discussed in Section 3.3. The textured surface peak size is an estimate (by optical microscopy) of the largest typical distance from the base of the silicon surface tetrahedra to the peak.

The open circuit voltage (V_{OC}) and short circuit current (I_{SC}) values represent measurements on the completed solar cells. V_{OC} measurements were

TABLE 10: SUMMARY OF IMPORTANT LOT PARAMETERS AND

THE REAL PROPERTY

د:
ا

 $\boldsymbol{\mathcal{Z}}$

 $\frac{1}{26}$

made with a digital voltmeter and I_{SC} values were read from a curve-tracer display. Al! such measurements were made under tungsten-quartz-halogen lamp (typo ENH) illumination set to an insolation of 100 mW/cm 2 by a JPLcalibrated reference cell (No. MO-04).

The maximum power (P_{max}) data represent values taken from currentvoltage characteristic curve plots which will be given in Section 3.5.3.

Processing yieI6 is simply the number of completed solar cells left intact per lot divided by 24, the number of wafers started per lot. The yield loss is strictly a result of wafer breakage. Two notes of caution must be given for interpreting; the yield numbers. First, these lots represent the first attempt to process substrates of such thinness and must be expected to suffer somewhat from inexperience. As more experience is obtained and as processing is altered to accommodate the special nature of thin substrates, yield will be improved. Second, the wafers in these lots were subjected to an extra measure of prodding and probing by trying to accumulate substantial amounts of in-process data. This increases the amount of handling and increases the chance for initiating fractures. Such data accumulation would not ordinarily be \triangle he tar routine cell production.

3.5.3 DETAILED DATA PRESENTATION

The data summarized in Table 10 are given in detail at the end of this section in Tables 11 through 16 and Figures 2 through 7 for lots Al through A6, respectively. In addition, Tables 11 through 16 list measurements of starting substrate thickness, phosphorus diffused layer sheet resistance, and solar cell photo-generation current obtained before antireflection coating and metallization are applied. For each set of data tabulated, the statistical mean, standard deviation, and percent standard deviation are given. Percent

第6回の第2回に、

Article

 $\ddot{}$

 $\mathbb{R}^{\frac{1}{2}}$

医指数

 A_1 4)
46.1510

K-E ROWED ASSES CO WIE TER 18.7 IN

i
C

8 ., $\ddot{}$ 500 ş¥ ÷ \overline{a} نوع. 4. Ŧ Ŧ 400 ÷, $\frac{5}{16}$ iyr ë cell thickness = 17.7 W 629mW
13.9%
13.9% ili
Jili VOLTAGE (mV) $\overline{1}$ Cell No. 12 300 Ξ $\sum_{n=1}^{\infty}$ $\overline{5}$ h
Sili F Ŧ л Ŧ नु $\ddot{\cdot}$ 200 600mV
1316mA
512mV
1229mA E Ŧ Ā <u>Lot A2</u> $8\frac{6}{10}$ $\frac{6}{10}$ $\frac{6}{10}$ ा $\overline{100}$ لدواء 200 \circ 800 $\frac{1}{2}$ 1200 1000 600 1600 1400 *URIGINAL PAGE IS*
OF POOR QUALITY CURRENT (mA)

 $\boldsymbol{\mathcal{Z}}$

Representative AM1 current-voltage response curve for test lot no

 $\ddot{5}$:

FIGURE

412 Az

K-E Miland Style Continuities Marshes

Control Cancer

PROFILER AT

 $4/3$
461510 $\frac{1}{2}$

INE READ THE CENTRETER READ ...

FIGURE 5: Representative AM1 current-voltage response curve for test lot no. A4.

 $44 + 4$
461510

H-E REAL CARE CALIFORNIA SALES

 $\sum_{i=1}^{n}$

Representative AM1 current-voltage response curve for test lot no. A5. FIGURE 6:

 45
 46
 161
 16

New Hard Countries are a

 A \leftarrow B i $\frac{1}{2}$

 $\ddot{}$

Well the construction of the Second Sec

Representative AM1 current-voltage response curve for test lot no. A6. FIGURE 7:

standard deviation Is the standard deviation divided **by** the mean and multiplied by $100.$

W' - W

Each of the current-voltage curves given in Figures 2 through 7 represents a sample from lots Al through A6, respectively. Data taken and computed from the curves include V_{OC} , V_{SC} maximum power voltage $(V_{\rm mp})$, maximum power current (I_{mp}), P_{max}, power conversion efficiency (n), and curve fill factor (CFF). Efficiency numbers are based on the total area of a three incr diameter sillcon wafer with flats (45.35 cm^2), for which the junction mesa pattern and the metallization grid pattern are designed. If only the p-n junction area (including metal shadowing) were considered, or if the junction were formed to the edge of the wafer, the efficiency values given would be increased by an additional 0.6% (i.e., $n = 13.9\%$ would become $n = 14.5\%$). The cell data for each of the samples of Figures 2 through 7 are summarized in Table $17_{^\circ}$

Diffusion length and spectral response measurements were performed on each of the samples listed in Table 17. Diffusion length measurements were made on the completed cells by the open circuit photovoltage (OCPV) method, a variation of the surface photovoltage (SPV) technique. With this method, the open circuit voltage gonorafud by incident monochromatic light at various wavelengths is monitored and held constant by varying input light intensity. From these data a graphical calculation is made for effective minority carrier diffusion length. With most techniques in general, it is difficult to obtain an absolute value for the diffusion length, but the relative results with the OCPV technique should be meaningful because this technique mimics actual solar cell operation.

The specific diffusion length measurements are given in Table 18. The numbers presented there are reasonable and are consistent with the cell electrical performance summarized in Table 17. The wafers of lots A3, A4, A5, and A6 were prepared from similar material and have similar diffusion lengths. The lower value for cell

 $\ddot{}$

TABLE 17: SOLAR CELL CHARACTERISTICS FOR SPECIFIC SAMPLES

î

ing
Sa

 \mathfrak{z}

* NOTE: Cell A6-13 was not textured, all others were.

Lots Al through A6 were prepared with no back surface field or enhancement.

 \mathbf{A}

TABLE 18: **DIFFUSION LENGTH MEASUREMENTS FOR BASELINE SOLAR CELL SAMPLES.**

r`

 $\frac{1}{2}$

A3-18 Is probably explained by the fact that A3-18 was prepared from an as-sawed wafer, without saw damage removal before texturing. The wafers in A4, A5, and A6 were Chem-etched after sawing. In general, the diffusion lengths for lots A3-A6 are lower than may be desired, but this is likely a result of the material preparation and growth process. lots Al and A2 are each from material independently prepared. The 93 um diffusion length for A2-12 is respectable, and this is reflected In the good infrared response discernable in a spectral response measurement for this cell.

The relative spectral response for each of the sample cells discussed above was measured using a Cary 17 Spectrophotometer. The relative response curves are !shown in Figires 8 through 13 for cells from lots Al through A6, respectively. The spectral response measurments agree with the diffusion length data provided In Table 18. Cells A5-10 and A6-13 are about the same thickness and have the same diffusion length and their spectral response curves are virtually identical. Cell A3-18, which has a lower diffusion length, shows a decreased infrared response compared to A5-10 and A6-13. The irregular bump In the response curve for A3-18 near 0.53 micron is believed to be an artifact of the particular measurement and not an actual response. in the region 0.40 to 0.55 micron, this curve should probably be shifted downward slightly to blend more smoothly with the rest of the curve beyond 0.55 micron. As noted earlier, the relative response for cell A2-12, which has a measured diffusion length of 93 microns, shows very good performance in the long wavelength region.

3.5.4 RELATIVE PERFORMANCE VERSUS THICKNESS

Y•

 \mathbf{r} $\tilde{}$

With inclusion of the spectral response and diffusion length data, analysis of the results of the baseline process sequence is essentially complete. In general, the simple phosphorus diffused cells from lots Al through A6 performed just as expected. The important correlation is that, without a back surface enhancement

SPECTRAL RESPONSE OF TEXTURED CELL ON 17.70 MIL, FIGURE 9:

URLANGE BAGE IS

SPECTRAL RESPONSE OF TEXTURED CELL ON 4.22 MIL,

 $\frac{1}{2}$

 $\overline{51}$

HOE ROUPED BESSER OF WHICH STATES

「地方のことに、このことに、このことを、このことに、このことに、このことに、「このことに、「このこと」

The Second Company

diffusion or back surface field (BSF), the cell efficiency decreases as the substrate is made thinner. Combining the results of the data from lots $A²$, A4, and A5 (which have similar substrate resistivities and are textured), the relative performance versus thickness is summarized in Table 19. It should be noted that there is a small loss (3.2%) of available power using 7.0 mil substrates and a significant loss (12.9%) using 4.2 mil substrates. Again it must be emphasized that no back surface enhancement was used and that the use of a BSF layer should be capable of increasing the performance of both the 7.0 mil and 4.2 mil substrates.

3.6 PROCESS ADAPTATIONS

i

l 'x

may.

rt

c

5.o.1 CELL STRUCTURE IMPROVEMENTS WITH D iPFUSION PROCESS

Previous experimental studies (lots A1 - A6) determined $\tau_{\rm in}$ effects of substrate thinness on solar cell performance for a baseline process sequence which resulted in a simple n+p solar cell structure. This process sequence formed the n+ layer with a phosphine diffusion step. It was anticipated that the inclusion of a back surface enhancement diffusion of p-type dopant to form a back surface field (BSF) region would significantly enhance the performance of the thinnest substrates.

To study this passibility a test matrix of six lots (D1 thrcuyn D6) was established. Lots D1, D2, and D3 consist of 24 wafers each of nominally 7 mil substrates (sawed to 8 mils and chem-etched to 7 mils) while lots D4, D5, and D6 consist of 24 wafers each of nominally 4 mil) substrates (sawed to 5 mils and Chem-etched to 4 mils). A planar process was used to define a phosphorus diffused junction for all six lots. In addition, lots D1 and D4 received a back surface boron diffusion at 1000 $^{\circ}$ C to form a p+ layer. Lots D2, D3, D5, and D6 served as controls. The test matrix is outlined in Table 20.

TABLE 19: RELATIVE PERFORMANCE FOR SUBSTRATES OF

 $\ddot{}$

Data are based on lot averages tor lots A2, A4, and A5 which consist
of textured cells with phosphorus diffused n-on-p structure, mesa
etched edges, and no back surface enhancement.

TABLE 20: BACK SURFACE ENHANCEMENT TEST MATRIX

f

Wafer Thickness:

À

ť ś

55

ħ.

Table 20 lists the process steps used and the order of their occurrence. Where a "no" is **entered into the table the particular step was** omitted. Lots D1 and D4 **have an** n+pp+ structure **while the other lots have** only the baseline n+p structure for direct comparison. The process sequence for lots D3 and D6 simply omits the **boron trichlorlde (801 ³)** diffusion step. The sequence for lots D2 and 05 **incorporates the** boron diffusion cycle but masks the substrate from the effects of boron diffusion with a protective layer of silicon nitride (Si₃N₄). This was done to provide a control group of cells with the simple n+p structure but one which has undergone the additional thermal cycle of the 1000° C BCl₃ deposition which the test lots D1 and D4 must experience.

The thickness and resistivity of each wafer started in lots 01 through D6 was measured before processing. The average thickness for substrates in lots D1, D2, and D3 was 7.19 mils (0.12 mil standard deviation) and the average resistivity was 1.70 Ω -cm (0.27 Ω -cm standard deviation). The average thickness for substrates in lots D4, D5, and D6 was 4.29 mils (0.06 mil standard deviation) and the average resistivity was 1.28 Ω -cm (0.11 Ω -cm standard deviation).

A comparison of typical I-V characteristic curves for cells from lots 01 and 02 is shown in Figure 14 and a comparison for D4 and D5 Is shown in Figure 15. In general, the p+ back surface enhancement effected a significant improvement for the 7.2 mil substrates, while, for the 4.3 mil substrates, the improvement was marginal. It is likely that this difference in effectiveness is due to the non-optimum back surface field (BSF) created with the particular boron enhancement layer. With the very thin substrates, BSF conditions probably need to be much closer to ideal to mask the front surface junction from the effects of back surface recombination.

It should be noted that, as for the case of test lots Al through A6, a totally plated metallization system was employed for lots D1 through D6. However,

' --------^---------~^~^m^^-----'^ ^---- -

 $\ddot{}$ $\ddot{\ddot{\cdot}}$

 $\overline{\mathbf{I}}$

ţ

1 $\mathbf{\hat{Q}}$, where $\mathbf{\hat{V}}$

lie '-

ORAMENAL FAGE IS \sim -POOR AND THE FULL

 $\frac{1}{2}$

 \pm hi \circ time a nickel-copper system was used, with copper serving as the conductive layer rather than silver.

it is interesting lo compare the 7.2 mil, diffused n+pp+ device performance with the 17 mil n+p devices discussed in Section 3.5. Figure 16 shows such a comparison. With the incorporation of a p+ (boron) back surface enhancement layer, the solar cells on 7 mil substrates are capable of equalling the performance of solar cells on 17 mil substrates.

3.6.2 INITIAL ION IMPLANTATION INVESTIGATIONS

os,

華利語

A major processing adaptation which may improve yield and throughput of the cell fabrication process is the use of ion implantation in place of diffusion. With implantation techniques, a back surface p-type enhancement can easily be incorponsted to fabricate an n+p-p+ type cell. This should result In improved performance from the thin substrates. By using ion implantation for both the front surface phosphorus junction layer formation and the back surface boron enhancement layer formation, nandiing of the substrates is minimized and processing sequences are greatly simplified over those for all-diffusion processes. This simplification of processing and minimization of handling will enhance whe ability to maintain high processing yields regardless of substrate thickness.

First experiments using ion implantation with thin substrates were attempts to reproduce the baseline process cell structure so that results would be comparable to the data of lots Al through A6, discussed earlier. Wafers sawed to 8 mils and chem etched to 7 mils for saw damage removal were .ssembled in lot B8 The average measured wafer thickness for this lot was 7.22 mils. Wafers sawed \uparrow ଚ 5 mils and etched to 4 mils comprised lot B7. The average measured thickness for 67 was 4.36 mils. None of these wafers were textured.

Some of the wafers in B7 and B8 were ion implanted with phosphorus to form a front ,junction. After annealing, these cells underwent **a mesa** etch process to provide a junction area identical to the areas of lots Al through A6. A silicon nitride AR coating was deposited, and this coating **was** patterned to form the front ohmic contact grid. The exposed silicon in this pattern was plated with the palladium-silver metallization system.

A number of the completed cells displayed somewhat undesirable series resistance and shunt problems. The exact reason for this has not been determined but it may be related to difficulties with the mesa etch process. Two of the better cells are characterized in Figures 17 and 18. Figure 17 shows cell No. 6 from lot B7. This cell is 4.4 mils thick and is not textured. The short circuit currant value of 1205 mA is slightly better than the average for the diffused process lot A4, which was 1185 mA. However, open circuit voltage is lower for 87-6, being 560 mV compared to 578 mV for lot A4. Note, however, that lot A4 was textured.

Figure 18 shows cell No. 3 from lot B8. This cell is 7.2 mils thick and is not textured. As such, it should be directly comparable to the data of lot A6, which consisted of the same non-textured material. The I_{SC} , V_{OC} values of 1190 mA, 567 mV for B8-3 are slightly lower than the average values 1234 mA, 586 mV for lot A6.

The first attempts at an ion implant process sequence were encouraging. Several refinements in the implantation process sequence were then pursued. Candidate ion implantation processes considered included phosphorus implanted front junctions and boron implanted back surface enhancements. Proce:s variations studied included Implanting to the wafer edge with both phosphorus front and boron back implants and masking either the front or back implants to prevent formation of a possible "high-leakage" p+n+ junction at the wafer- edge. These experiments are tabulated in the next section.

61

x

學科法學

TANK

 $\begin{array}{c}\n\mathbf{v} \\
\mathbf{v} \\
\mathbf{w}\n\end{array}$

ORIGINAL PAGE IS
OF POOR QUALITY

ORIGINAL PAGE IS OF POOR QUALITY

 \mathbf{K}

3.6.3 EXPeRIMENTAL MATRIX SUMMARY

A summary of experimental lots studied is given in Table 21. This summary notes the type of wafer and cell structure, as well as whether ion implantation or diffusion was used for processing. A few of the lots were abandoned before being completed. Lots Bi, B5, and C2 were abandoned at metallization. Lot C2 could not be plated because of incomplete etching of the metal pattern into the silicon nitride coating. Lots B1 and B5 exhibited large shunts because of metal plating on the wafer edges.

Most of the lots designated as using an ion implantation process were attempts to optimize processing sequences for the 7 mll and 4 mil thick substrates. The culmination of this effort is represented by lot D30. Lot D30 was split in half. One half of the lots was given a back-surface boron implant to form an enhancement layer, the other half was not. Figure 19 shows current-voltage characteristic curves for two cells from D30 -- one with a boron back implant and one without. The important observation is that with the boron implant, the 7 m;l thick cell performs as well as a 17 mil, phosphorus diffused cell from lot A2. This is exemplified in Figure 20. The process sequence for D30 is given in Table 22.

3.6.4 PILOT PROCESS CHOICE

A

 $\,$ ⁱ Z y. of

On the strength of the good performance obtained from lot D30, an ion implantation process was chosen for the pilot process sequence. Using ion implantation techniques will ultimately allow minimization of the number of times individual substrates must be handled. The basic outline for the pilot line process is listed in Table 23. This outline is detailed, and the pilot process experiments are discussed, in Section 3.7.

TABLE 21: SUMMARY OF EXPERIMENTAL LOTS INITIATED FOR THIN CELL PROCESSING DEVELOPMENT.

 \sim

KEY: MAFER TYPE

P. \mathbf{r}

The Second Second

 W^{unif}

CELL TYPE

 $\sum_{i=1}^{n}$

 $b34 - 12$

FIGURE 19: TWO CELLS FROM LOT D30: ONE WITH A BORON BACK SURFACE ENHANCEMENT FORMED BY ION IMPLANTATION (1²) AND ONE WITHOUT.

ORIGINAL PAGE IS
OF POOR QUALITY

TABLE 22: ION IMPLANTATION PROCESS SEQUENCE USED FOR LOT D30

- 1. Start with 8 mil as-cut wafers which are chem-etched to 7 mils.
- 2. Texture both sides.

 \mathcal{A}

i.

- $3.$ Implant front with phosphorus t ${\mathfrak h}$ rough metal mask which protects wafer perimeter. Dose: 5 x 10'²cm"² Energy: 35 keV.
- 4. Implant back with b**eron.** Dose: 5×10^{15} cm $^+$ Energy: 35 keV.
- 5. Anneal 30 min at 900° C in N₂.
- 6. Deposit LPCVD silicon nitride.
- 7. Anneal 60 minutes at 550° C in N₂.
- S. Form ohmic pattern using photoresist to mask etching of silicon nitride.
- 9. Plate immersion Pd, electroless Ni, electrolytic Cu with sinter after Ni plating.
- NOTE: for half the wafers in D30, step 4 was omitted so that there was no boron back surface enhancement.

TABLE 23: PILOT LINE "ROCESS SPECIFICATION OUTLINE.

t. Damage etch, clean, and texture substrate.

f.

Allah Stringer

Well an

- 2. Ion implant front with phosphorus, masking perimeter, and back with boron.
- 3. Thermal anneal and activate implanted dopant.
- 4. Apply silicon nitride antiref ection coating.
- 5. Form ohmic contact pattern by etching silicon nitride.
- 6. Plate metal contacts using (palladium) nickel-copper syster,.

3.7 PILOT LINE PROCESS

This **section describes the preparation, processing, and test results for a matrix of 418 substrates processed by the pilot process sequence previously** outlined in Table 23. This outline will be detailed later in Section 3.7.4 and in the "Specification Process Sheets and for the Pilot Line Process" attached In the Appendix to this report.

3.7.1 DAMAGE REMOVAL **REQUIREMENTS**

第一次选择的

Reader

Wafers received in the as-sawed condition must be given a surface etch to remove silicon damaged by the sawing operation. It has been assumed that, when using a wire saw, removal of 0.5 mil from each side of a wafer is sufficient to guarantee complete removal of saw damage. This was confirmed in studies cited earlier in this report when substrates were etched to thicknesses one mil less than the as-sawed thickness (from 8 **mils** to 7 mils, from 5 mils to 4 mils) and processed.

Recently, a technique has been developed to monitor the removal of surface damage by measuring the surface photovoltage (SPV) generated by incident monochromatic light. This has been described in an article by B. L. Sopori of the Motorola Solar R&D Labs titled "Rapid Nondestructive Techniques for Monitoring Polishing Damage in Semiconductor Wafers" to be published in Rev. Sci. Instrum., 51 (11) Nov. **1980.** This article confirms that removal of 0.4 to 0.6 mil is sufficient.

A question which remains, however, is whether the texture etching process is sufficient, in itself, to remove saw damage without the necessity of a pretexturing silicon etch. Texturing an as-sawed surface will reduce the effective wafer thickness by about 0.4 to 0.5 **mil.** To provide an answer to this

question, three groups of wafers from the pilot process matrix were processed without any silicon etch before texturing. These three groups (PL-5, part B; **PL-9,** part **13,** and PL-13, part B) will be described in the following sections.

3.7.2 SILICON DAMAGE-ETCH TECHNIQUE

r__T

I

ř

2012年1月4日

The 418 wafers to be fabricated into solar cells with the pilot process sequence were divided into a matrix which was prepared **by** etching the raw substrates (received as-sawed) for various times in **15%** NaOH solution at a nominal temperature of **800C.** This sodium hydroxide etching solution removes silicon damage and maintains uniformity of thickness across the diameters. of the **³** inch substrates even when etching for extended periods of time.

A series of empirical tests was performed to calibrate the etch rates of tho **15%** NaOli solution. The data resulting from these tests are plotted in Figure 21. This figure was used to choose etch times for developing the matrix discussed In the next section.

3.7.3 PILOT **PROCESS SUBSTRATE** MATRIX

The **15%** NaOH silicon etch discussed above was used to produce a matrix **of** wafers with varying amounts of initial saw damage removal and ranging in total thickness from **17.5** mils to 4.1 mils. The etching temperature ranged between **780C** and **830C** and the etch time was varied from **0** to **60** minutes. The pilot process lot matrix is given in Table 24.

There are two variables being studied with this pilot process matrix. Those lots which have etch times between zero and **6** minutes can be used to determine the required amount of saw damage removal prior to the texture etching process. As noted in Table 24, **8** minutes was chosen as the reference etch time. This time was chosen because it corresponds to removal of
i
i etch time. This time was chosen because it corresponds to removal of

FIGURE 21:

WAFER THICKNESS LOSS VERSUS ETCH TIME FOR SAW DAMAGE REMOVAL ETCH

PILOT PROCESS LOT IDENTIFICATION

*Damage removal etch done in 15% NaOH solution at nominally 80°C.

Ŷ.

■ 「陳馬護司法」

NOTE: Each PL lot started with 22 three inch diameter wafers, 11 in Part A and 11 in Part B.

approximately 0.5 mil of silicon from each **side of the wafer or** about 1.0 mil reduction in total wafer thickness. As discussed earlier, it has been experimentally determined that this is sufficient etching to guarantee complete removal of all sawing damage induced by the Motorola wire-sawing process.

The second variable being studied is the effect **of wafer thickness.** Starting substrates were chosen from nominally 17 , 8, and 4 mil thick wafters. By etching for times from 8 to 60 minutes, the gaps between the 4, 8, and 17 mil thickness values have been bridged.

As noted in Table 24, each lot of 22 wafers is subdivided into two parts of 11 wafers each. In most instances, part A is a control group with a standard damage etch time and part B has been given a lesser or greater etch. In all cases, after the desired damage etch was performed, all lots were given identical texture etches, resulting in wafers which are textured on both sides with tetrahedral peak heights ranging from 3 to 6 micrometers.

All wafers in lots PL-2 through PL-20 were measured before processing, after damage etching, and after texture etching using an electronic, non-contact thickness gauge. Moreover, a four-point resistivity probe was used ro measure the resistivity of all starting wafers. The typical standard deviation of resistivity within a lot is about 4%. The average resistivity for wafers in each lot ranged from 1.0 Ω -cm to 1.3 Ω -cm. The standard deviation of wafer thickness within a lot ranged from 0.06 mil to 0.25 mil, with 0.1 mil being a typical value.

The changes in the **avenge** wafer thickness for each part (A and B) of each lot after NaOH damage etching and after texture etching are given for reference in Table 25. When compared with the etch times from Table 24, these values can be used to update the etching calibration graph of Figure 21.

CHANGE IN AVERAGE WAFER THICKNESS AFTER DAMAGE ETCHING AND AFTER TEXTURE ETCHING.

PART A PART B

Table 26 lists the average wafer thickness for each half-lot, as processed after texture etching was completed, and **the average** wafer resistivity, The resistivity values are close enough to **each** other so that comparisons of cell performance between lots are not prevented. The given thickness values represent what the final cell thickness, exclusive of metal, should be.

3.7.4 DETAILED PROCESS SEQUENCE

For convenience, the costing sheets (SAMICS) and process specification sheets Included in the Appendix are divided into ten separate operations. They are:

- 1) wafer slicing
- 2) substrate texturing
- 3) ion implantation
- 4) drive-in anneal
- 5) silicon nitride deposition
- 6) ohmic contact pattern formation
- 7) nickel plate
- 8) sinter

L. r

The Company of the Company

推理服务

- 9) copper plate
- 10) cell test.

Each of these operations Is specifically detailed in the Appendix, including materials consumed, equipment utilized, and process step instructions.

The first step, wafer slicing, is beyond the scope of this contract, which is to learn to utilize thin substrates. Wafers were procurred from the Motorola Materials Operation by the Solar R&D Department much as wafers would be ohtained from an outside vendor. Details of the slicing operation are only available to the extent that they facilitate the costing analysis.

j

r

r

ri

「このことのことに、このことに

AN

AVERAGE WAFER THICKNESS AND RESISTIVITY FOR PILOT PROCESS LINE

*Thickness as-processed, after texturing.

The second step, texturing, **was accomplished using a standard potassium** hydroxide texturing solution. **Substrates were first** chemically thinned in 15% NaOH for the various times **listed in the pilot process** matrix and then immersed in the texturing solution to texture both front and back surfaces.

Ion implantation, step **3, was** accomplished with a commercially available Varion/Extrion 200 - 1000 ion implanter. Phosphorus (P^{31}) was implanted into the wafer front to form the n+-p junction, and boron (B¹¹) was implanted into the back to form a p+ enhancement layer. The phosphorus front implant was performed through a metal shadow-mask which protected the edges of the wafer, forming a planar junction. The junction area is 43.3 cm^2 .

The drive-in anneal, step 4, was performed in a resistance heated tube furnace with a quartz tube liner. Wafers were inserted at low temperature and ramped up to 950° C. At that temperature the phosphorus and boron dopant atoms are activated by assuming substitutional positions in the silicon lattice. Next oxygen was injected into the furnace and the temperature was ramped down. By this method, the phosphorus junction area was oxidized to form a layer of SiO₂ about 100 β thick. This is greater than the approximately 40 β layer which can be grown on the undoped planar ring surrounding the junction. This oxide thickness difference allows differentiation of the front surface from the back surface of the solar cell after a silicon nitride layer is applied in the next step. The oxidenitride layer over the undoped planar ring is a visually different color from the oxide-nitride layer over the phosphorus doped junctions. Otherwise, there would be no way to distinguish front from back.

Step 5, silicon nitride deposition, is accomplished with a standard low pressure chemical vapor deposition (LPCVD) silicon nitride system such as those commercially available. This results in an extremely uniform coat of Si_3N_A on both sides of the substrate. The nitride layer is about 700 \overline{R} thick and will serve as an antireflection coating as well as a dielectric which can be patterned to form an integral plating mask.

The ohmic contact pattern, step 6, is formed in the nitride by screen printing an etch resistant black wax over the nitride surface where it is to be protected from a buffered HF etch. After etching the ohmic contact openings, the wax is removed with a solvent degreaser.

Next, electroless nickel, stop 7, is plated onto the exposed silicon surface. This Includes the patterned ohmic grid area on the front and the entire back surface. After plating and rinsing, the cells are dried in a centrifugal drier.

Step 8, sinter, is required to assure metal contact adhesion. Heat treatment is performed in a quartz lined, resistance heated tube furnace at 250° C; In a nitrogen atmosphere.

In stop 9 , wafers were then individually fixtured and electroplated, one at a time, in an electrolytic acid copper solution. This operation was conducted on what, today, is only a laboratory scale, but is readily envisioned to be scalable to high volume.

Finally, in stop 10, cells were semi-automatically tested for open circuit voltage (V_{OC}), short circuit current (I_{SC}), and current at a preset veltage $(1 \t0.47V)$. This process required manual positioning of cells under test but test data was automatically acquired with a Hewlett-Packard microprocessor control system.

$3.7.5$ PILOT PROCESS RESULTS

The results of running the nineteen lots of wafers through the process sequence given in Section 3.7.4 are summarized in the following five detailed tables.

Table 27 details the mechanical yield for each half-lot starring after the slicing process and ending after the electrical test. These yields will

ACTUAL YIELDS FOR PILOT PROCESS TEST LOTS THROUGH ELECTRICAL TEST (MECHANICAL YIELD ONLY)

NOTE: Average wafer thicknesses for Part A and Part B of each lot are listed in Table 26, page 77.

i

er
1960

医病理

s^ ^

be discussed in a Inter section, but as expected, thicker wafers were processed with higher yields. This was expected for this test because not enough thin substrates have as yet been processed to advance from the learning phase and develop mature process techniques. It is truly expected that at process maturity there will be only slight differences in the yields for all thicknesses studied here. Witness the results of lots PL-17, part B and PL-18, part B.

Listed in Table 28, which is continued over five pages, are the semiautomatically measured electrical test data for each cell remaining in each lot. This includes V_{OC} , $\frac{1}{\text{SC}}$, and 1 @ 0.47V. Upon reviewing thesa data, it is apparent that process variables must be exerting a greater overall influence on the resulting solar cell performance than are material (substrate) variables. Unfortunately, this increases the difficulty of interpreting the outcome of the pilot process tests. However, some general observations can be made and these will be formulated in the next section.

The specific data of Table 28 are summanized in two ways for each half-lot. Tables 29 and 30 present the average values (and standard deviations) of oren circuit voltage and short circuit current, respectively, for each pilot process half-lot. These average values can be misleading, however. If the individual cell data are studied, it can be seen that in most cases the distributions of data for each lot are not normal distributions but are skewed toward the high values. The physical mechanisms for generating the distributions in cell performance are likely to be ones which will degrade a cell from some inherent maximum level of performance. Thus, it is likely that the performance of the better cells in each half-lot are more representative of the material capabilities than the mean values of characteristics for all ^ the cells in each half-lot. Hence, another wa» of summarizing the specific oe|| data is presented in Table 51.

Sl

i

CELL TEST RESULTS FOR PILOT PROCESS LOTS

PART A PART B

ì

TABLE 28 (Continued)

Report

CONSUMER

TABLE 28 (Continued)

 $c - 2$

葛莉 \ddot{r}

空水

E.

1

AVERAGE VALUES OF OPEN CIRCUIT VOLTAGE, $V_{\alpha\alpha}$, FOR PILOT PROCESS LOTS.

t

۹

TANAL PROPERTY

AVERAGE VALUES OF SHORT CIRCUIT CURRENT, ^I SC , FOR PILOT PROCESS LOTS.

..

AVERAGE OF THE THREE HIGHEST VALUES OF V $_{\infty}$ AND I_{SC} for PILOT PROCESS LOTS.

TO TANKING THE

Table 31 lists the average of the three highest values of $\rm V_{OC}$ or $\rm ^1_{SC}$ occurring in each half-lot. It can be **observed that, with** a few notable exceptions such as lots PL-3, PL-11, and PL-13, these average values are much more consistent from lot **to lot.**

3.7.6 ANALYSIS

A PARTICULAR AND COMPANY OF THE PARTICULAR STATE OF TH

it was originally anticipated that a cell performance trend versus thickness could be established. It is obvious that process variations have limited the extent to which this can be accomplished with the pilot process test lots. The data (average of three highest values) from Table 31 present no clear picture of firm trends. Rather, they suggest that there is little variation of cell performance parameters over the thickness range considered. These data are plotted graphically in Figure 22. There Is no obvious trend in the open circuit voltage. If anything, all V_{OC} values shown may be lower than they should be for the 1.1 Ω -cm substrates processed. On the other hand, the plotted averages of short circuit current do suggest a slight trend toward lower values as cell substrates become thinner. This is to be anticipated. The decrease appears to begin for wafers thinner than 8 mils and may represent a loss of as little as 50 mA or as much as 100 mA for substrates as thin as 4 mils.

To obtain a better view of performance variations versus substrate thickness, the pilot process half lots were divided into three categories. This division is defined in Table 32. Results can now be considered as a function of three basic thicknesses, nominally 15, 7, and 4 mils for categories 1, 11, and III respectively.

The open circuit voltage and short circuit current for every cell in each thickness category is entered as part of a histogram in one of Figures 23 through 28. The open circuit voltage distributions for the nomina_ y 15 mil

SHORT CIRCUIT CURRENT AND OPEN CIRCUIT VOLTAGE TRENDS VERSUS WAFER THICKNESS

ORIGINAL PAGE IS OF POOR QUALITY

91

DEFINITION OF THREE GENERAL CATEGORIES OF SUBSTRATE THICKNESS

TABLE 32

The company of the

Í

92

ر
کاری در بازی جهان باید

i to a contract a contract of the contract of t
In the contract of the contrac

FIGURE 24

HISTOGRAM OF CATEGORY II OPEN CIRCUIT VOLTAGE VALUES

FIGURE 25

HISTOGRAM OF CATEGORY III OPEN CIRCUIT VOLTAGE VALUES

95

ì

HISTOGRAM OF CATEGORY I SHORT CIRCUIT CURRENT VALUES

l
E

The state of the state of

HISTOGRAM OF CATEGORY III SHORT CIRCUIT CURRENT VALUES

ħ,

ţ

and 7 mil cells show the values skewed toward the high end. The voltage distributions for the 15 mil and 7 mil devices are similar, while distribution for the nominally 4 mil cells may peak about 10 mV higher. The shape of the short circuit current distributions are similar for all three categories and look to be almost normally distributed. However, both the 7 mil and 4 mil histograms seem to peak at values of about 75 mA lower than for the 15 mil cells.

T-77

4.0 CONCLUSIONS

t.

The baseline cell process which produces a solar cell with a simple n+p structure **also produces cells whose performance decreases as substrates are made** thinner. This is in direct agreement with theoretical predictions. For the initial experiments performed on this contract, power output for n+p cells fabricated on 7.0 mil substrates is 96.8% that of cells on 17.4 mil substrates, and power output for cells on 4.2 mil substrates is 87.1% that of 17.4 mil cells. These losses may not be incurred if a more complex n+pp+ solar cell structure Is used. However, if only the baseline cell process were considered, these power losses must be traded against the lower prices of the thinner substrates.

An IPEG price analysis has been performed for the substrate formation process. Starting with today's costs for three inch diameter Czochralski single crystal silicon ingots, and assuming wafers were sliced using a multiple-wire sawing process, it has been estimated that prices for 13 mil, 8 mil, and 5 t_0 . as-sawed substrates should be \$2.77 per watt, \$2.33 per watt, and \$2.03 per watt, respectively.

These specific prices would indicate the relative cost savings of fabricating cells on thin substrates if the cell processing yields and cell output powers were identical for all three substrate thicknesses. Work on this contract has indicated that it is not unreasonable to assume that processing yields can be maintained for any substrate thickness down to the 4.2 mil values included in this study, once process maturity is attained.

On the other hand, cell output power will depend directly on the process sequence chosen. If the \$2.77/W 13 mil substrate is taken as reference, and if the 8 mil substrate produces a power output only 0.968 that of the 13 mil substrate, then the effective price of the 8 mil substrate is \$2.33/0.968

^t or \$2.41/W. If the 5 mil substrate produces a power output only 0.871 that of the 13 mil substrate, then the effective price of the 5 mil substrate is 52.03/ 0.871 or \$2.33/W. The conclusion to be drawn here is that even with the use of a simple cell structure where cell power falls as the substrate is thinned, it will be cost effective to use the thinner substrates.

This cost effectiveness can be enhanced if an advanced cell structure Is used to improve thin cell performance and can be fabricated for the same **expense.** An attempt to implement this strategy was made by choosing the pilot process sequence discussed in this report and initiating that process for 418 test wafers of varying thicknesses. By choosing ion implantation techniques, a back surface enhancement layer can be added to the cell structure with minimum complication of the process sequence. The cell test data for substrates which completed the pilot process sequence confirm, to some extent, that cell voltage can be maintained relatively independent of substrate thickness over the range of 4 to 17 mils. **However,** for the chosen process there is some loss of short circuit current as substrates became thinner than 7 mils. Unfortunately, it is believed that the absence of process maturity has resulted in the scattered data which has complicated the analysis. Over 400 wafers were processed through the pilot sequence, but this did not represent adequate time to complete the required learning period for handling very thin substrates and establishing process control (and thus achieve a mature pilot operation). Nevertheless, it is still concluded that the techniques embodied in the pilot process sequence specified in this report are the proper choices for effiriont processing of thin substrates in the near term.

101

5.0 RECOWENDAT I ONS

It is recommended that, for reduction of cost with today's material supply considerations, thin silicon substrates be used for fabricating solar cells. Substrates with thicknesses in the **range of 7 to 8 mils should result in** immediate savings with little **learning time required to establish a mature** production process. Substrates as thin as 4 mils would require a somewhat longer learning period but would result in iucl her cost **reductions.**

t

Although not a central consideration of this contract, the interactive effects of ion implantation techniques and silicon substrate material parameters and structures have been observed during the course of pilot process development (and have also been reported by other participants in the JPL-LSA Project.) Since ion implantation processing can result in major simplification for advanced thin cell fabrication, it is recommended that **additional studies** be initiated and carried forward by the LSA Project to determine the exact physical nature of the interaciton between silicon material properties and solar cell performance when ion implantation is employed.

6.0 NEW TECHNOLOGY

No reportable items of new technology have been identified.

7.0 APPENDIX

Appended to this report are the Specification Process Sheets for the Pilot Process, as implemented during this project, and the SAMICS Cost Analysis, detailing the cost requirements as needed for implementation of the process sequence in a pilot line facility.

SECTION 7.1

SPECIFICATION PROCESS SHEETS

FOR THE

PILOT PROCESS

 x_{1}

i

PILOT PROCESS SPECIFICATION

This specification details the manner in which 418 test wafers of various thicknesses were fabricated with the chosen pilot process. The basic steps the process sequence are:

..

<u>.</u>
المري

- 1) slice
- 2) texture etch
- 3) ion implant, n and p type
- 4) drive-in anneal
- 5) silicon nitride deposition
- 6) screened wax mask pattern
- 7) electroless nickel plate
- S) metal sinter
- 9) electrolytic copper plate
- 10) cell test.

The only step which was not performed as part of this contract effort is step 1, "slice". Each of the other steps is detailed in the sheets that follow, giving lists of chemical and material supplies, lists of equipment, and detailed process step descriptions.

PROCESS STEP: TEXTURE ETCH

- A. Chemical and Material Supplies General Comments
	- All liquid chemicals are semiconductor, high purity grade.
	- All deionized water is better than 14 megohm-cm resistivity with low total organic carbon (TOC) level and is filtered at point of use.
- B. Equipment General Comments
	- All wet chemical processing is done at exhausted acid processing

stations. Each includes essentially the following components:

Temperature controlled baths with stirring and/or

recirculating filtration.

D.1. water rinse tanks with N_2 agitation.

Waste siphons

 $N₂$ blow guns.

All work stations Include the following general supplies:

Protective gloves (acid)

Protective clothing (acid)

Teflon tweezers

Teflon stir bars

Bath thermometer

Funnels

Graduated cylinders

Graduated beakers

Timers

Scales

Ph meters

Texture Etch (Continued)

- C. Chemical and Material Supply list Sodium Hydroxide, NaOH, **1%** Sulfuric Acid, H_2 SO₄, 98% Hydrofluoric Acid, **HF, 49\$** Hydrogen Peroxide, H₂O₂, 30% Isopropyl Alcohol, IPA .. Texture Etch Bath (Proprietary to Motorola) Deionized (DI) Water
- D. Equipment List

Exhausted acid processing stations

Wafer spin dryer

Teflon wafer carriers with handles

Quartz wafer carriers

- E. Detailed process description
	- 1. Load substrates into teflon carriers
	- 2. Clean, H₂SO₄/10% H₂O₂, 105°C, 10 min.
	- 3. Rinse, D.I. water, 10 min.
	- 4. Etch, 10:1 H₂0/HF, 30 sec.

5. Rinse, D.I. water, 5 min.

- 6. Etch, NaOH, 15%, 100 $^{\circ}$ C, time variable as desired.
- 7. Rinse, D.I. water, 5 min.
- 8. Load into quartz carrier .
- 9. Rinse, IPA, 10 sec;.
- 10. Texture etch, 80° C, 60 min.
- 11. Rinse, D.I. water, 10 min.
- 12. Load into teflon carrier.
- 13. Spin dry, 600 RPM, 3 min (300 RPM for thin wafers).

I ^A

Texture Etch (Continued)

 \mathfrak{f}

Ì

F. **Process Tolerances**

All temperatures are t1^oC, all times in minutes are t15 sec., all times in seconds are ±5 sec.

 λ

a

PROCESS STEP: ION IMPLANT, N AND P TYPE

- A. Chemical and Material Supplies General Comments
	- ^K All process **gases,** bottled or facility plumbed, are high purity, electronic grade with point of use filtration.
- B. Chemical and Material Supply List

Phosphine, PH₃, Dopant Grade, 15% PH₃ in H₂, Matheson

Boron Trifluoride, **BF ³ , Dopant Grade,** 100% BF 3' Matheson

C. Equipment List

 ϵ

 $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$

Varian Extrion Ion Implanter, Model 200-1000

Cell holders, back implant.

Cell holders, front Junction masked implant.

Vacuum cell pickup wand.

Gloves, lint free cloth.

- D. Detailed Process Description
	- 1. Load back implant holders
	- Implant Boron, B^{11} , 4×10^{15} cm⁻², 35 KeV, 1 mA max. beam $\overline{3}$.
	- 3. Load front implant holders
	- 4. Implant Phosphorus, 4 \times 10¹⁵cm⁻², 35 keV, 2 mA max. beam
	- 5. Unload holders into tefion carriers.
- E. Process Tolerances
	- All implant parameters are controlled by the ion implanter but should remain within ±5%.

PROCESS STEP: **DRIVE-IN ANNEAL**

- A. Chemical and Material Supplies General Comments
	- All process gases, bottled or facility plumbed, are high purity, electronic grade with point of use filtration.
	- All deionized water Is better than 14 megohm-cm resistivity with low total organic carbon (TOC) level and is filtered at point of use.
- B. Equipment General Comments
	- Conventional semiconductor diffusion furnaces include appropriate gas and temperature controls and quartz tubes. • Also, calibration thermocouples are provided.
- C. Chemical and Material Supply List

Nitrogen, N_2 , facility plumbed from LN_2 source. Oxygen, $0^{}_{2}$, facility plumbed from LO $^{}_{2}$ source.

Delonized (D.I.) water.

D Equipment List

Conventional diffusion furnace, Thermco, uaing 130/135 mm tubes

Quartz wafer carrier

Quartz carrier transfer boat

Wafer Spin Dryer, Fluoroware Systems Corp.

D.I. water rinse bath

Teflon wafer carriers with handles

pr ve-In Anneal (Continued)

4 point probe resistance meier, Veeco

Wafer groover Junction depth

- **E. Detailed Process Description**
	- 1. Rinse, D.I. Water, 10 min.
	- 2. Spin Dry, **600 RPM, 3 min.** (300 RPM for thin wafers)
	- 3. Load into quartz **carriers**
	- **4.** Drive-Inn anneal, N₂; 550[°]C, 30 min.; ramp to 950[°]C 30 min.; 950^oC, 0_2 , 5 min.; ramp to 600^oC, 130 min.
		- N₂ flow is constant at 8 L/min.
		- 0₂ flow on at 8 £/min. during 5 min. cycle only.
	- 5. Load into teflon carriers.
- F. Process Tolerances

All temperatures are $\pm 1^{\circ}$ C, all gas flows are $\pm 10\%$, all times are **±15 sec.**

PROCESS STEP; SILICON NITRIDE DEPOSITION

- A. Chemical and Material Supplies General Comments
	- All process gases, bottled or facility plumbed, are high duality, electronic grade with point of use filtration.
	- All deionized water is better than 14 megohm-cm resistivity with low total organic carbon (TOC) level and is filtered at point of use.
- B. Equipment General Comments

Conventional semiconductor diffusion furnacces include appropriate

gas and temperature controls and quartz tubes. Also calibration thermocouples are provided.

C. Chemical and Material Supply List

Dichlorosilane, H_2 SiCl₂, 100%, Linde Ammonia, NH₃, 100%, Linde Nitrogen, N_2 , facility plumbed fron LN₂ source Deionized water

D. Equipment List

南海 地名美国布尔

 $\frac{1}{2}$

Conventional Diffusion Furnace, Thermco, using 130/135 mm tubes Low pressure CVD system with gas control and vacuum system, Tylan process controller

Quartz wafer carrier

Quartz carrier transfer boat

Teflon wafer carriers

D.I. water rinse bath

Wafer Spin Dryer, Fluoroware Systems Corp.

Ellipsometer Thickness Measurement, Applied Materials

Silicon Nitride Deposition (Continued)

- E. Detailed Process Description
	- 1. Rinse, D.I. **water, 10 min.**
	- 2. Spin Dry, 600 **RPM, 3 min. (300 RPM for thin wafers)**
	- 3. Load into quartz carriers
	- 4. Deposit 750Å silicon nitride,,

load end to pump end temperature profile: 780°C - 800°C - 820°C pump down <30 **um pressure, 2 min. N2 purge at 400um pressure, 5 min. pump down < 3Upm pressure, 2 min.** leak check < 50pm pressure, 30 soc. pump down < 30um pressure, 30 sec. NH_z pre-purge z 400um pressure, 30 sec. gas flow @ 100 cc/min. NH₃ and H₂SiCl₂ deposition @ 400µm pressure, 15 min. NH_3 flow same, H_2 SiCl₂ flow 0 30 cc/min.

 $NH₃$ post-purge \ast 400pm pressure, 30 sec.

pump down < 30um pressure, 1 min.

N₂ purge $@$ 400µm pressure, 2 min.

vent, 2 min.

5. Load into teflon wafer carriers.

F. Process Tolerances

All temperatures are $\pm 1^{\circ}$ C, all gas flows are $\pm 10\%$, all times in minutes are ± 15 sec, all times in seconds are ± 5 sec.

PROCESS STEP: **SCREENED WAX MASK PATTERN**

- A. Chemical and Material Supplies General Comments
	- All liquid chemicals are semiconductor, high purity grade.
	- All deionized water is better than 14 megohm-cm resistivity with low total organic carbon (TOC) **level** and is filtered at point of use.
- B. Equipment General Comments
	- All wet chemical processing is done at exhausted processing
		- stations. Each includes essentially the following components:

Temperature controlled baths with stirring and/or

i

 \mathbf{x}

recirculating filtration.

D.I. water rinse tanks with N_p agitation.

Waste siphons

 $N₂$ blow guns.

All work stations include the following general supplies:

Protective gloves (acid)

Protective clothing (acid)

Teflon tweezers

Teflon stir bars

Bath thermometer

Funnels

Graduated cylinders

Graduated beakers

Timers

__.................u...

Screened Wax Mask Pattern (Continued)

 C_{\bullet} Chemical and Material Supply List

> Black acid resist **wax, Colonial ER 1095 - Fine** Line. Dichioromethane Solvent Delonized water Hydrofluoric Acid, HF, 49% Ammonium Fluoride, NH4 F, **40**%.

D. Equipment List

Exhausted Acid Processing Station, Integrated Air Systems

Ultrasonic Solvent Vapor Degreaser, Branson

Screen Printer, Wells Electronics, Inc.

Wafer Spin Dryer, Fluoroware Systems Corp.

Low temperature drying oven, Pacific Combustion Engineering Co.

Teflon wafer carriers with handles

Wafer drying trays

Screen printer masks

Spatulas

E. Detailed Process Description

1. Wax screen preohmic plating pattern

2. Dry wax, trays, 90° C, 15 min.

3. Load into teflon carriers

4. Etch, buffered HF, 4:1 HF:NH₄F, 45^oC, 2 min.

5. Rinse, D.I. water, 5 min.

- 6. Spin dry, 600 RPM, 3 min. (300 RPM for thin wafers)
- 7. Remove wax, vapor solvent degrease, 5 min.

F. Process Tolerances

REAL PROPERTY CONTRACTOR

All temperatures are $\pm 2^{\circ}$ C, all times are ± 15 sec.

PROCESS STEP: ELECTROLESS NICKEL PLATE

- A. Chemical and Material Supplies General Comments
	- All liquid chemicals are semiconductor, high purity grade.
	- All powdered chemicals are reagent grade.
	- All deionized water is better than 14 megohm-cm resistivity with low total organic carbon (TOC) level and is filtered at point of use.
- H. Equipment General Comments
	- All wet chemical processing is done at exhausted processing

stations. Each includes essentially the following components:

Temperature controlled baths with stirring and/or

recirculating filtration.

D.I. water rinse tanks with N_2 agitation.

Waste siphons

 N_2 blow guns.

All work stations include the following general supplies:

Protective gloves (acid)

Protective clothing (acid)

Teflon tweezers

Teflon stir bars

Bath thermometer

Funnels

Graduated cylinders

Graduated beakers

Timers

Scales

Ph meters

Electroless Nickel Plate (Continued)

C. Chemical **and Material** Supply List

Electroless Nickel Plating Bath, pH 10.0 - 10.5 Nickelous Sulfate, NiSo 4 , 25 g/t Sodium pyrophosphate, Na4P20 7 , 50 g/1 Sodium hypophosphite, NaH_2PO_2 , 12 g/l Ammonium Hydroxide, NH₄OH, 28% NH₃, 12 mi/l Hydrofluoric Acid, HE, 49%

Deionized water

D. Equipment List

Exhausted Acid Processing Station, Integrated Air Systems

Wafer Spin Dryer, Fluoroware Systems Corp.

Teflon wafer carriers with handles

- E. Detailed Process Description
	- 1. Etch, 50:1 H₂O/HF, 30 sec.
	- 2. Rinse, D.I. water, 5 min.
	- 3. Plate electroless nickel, 65° C, 5 min.
	- 4. Rinse, D.I. water, 5 min.
	- 5. Spin dry, 600 RPM, 3 min. (300 RPM for thin wafers).

F. Process Tolerances

f

All temperatures are $\pm 2^{\circ}$ C, all times in minutes are ± 15 sec., all times in seconds are \pm 5 sec.

PROCESS STEP: METAL SINTER

- A. Chemical and Material Supplies General Comments
	- All process gases, bottled or facility plumbed, are high purity, electronic grade with point of use filtration.
- B. Equipment General Comments

Conventional semiconductor diffusion furnaces include appropriate

gas and temperature controls and quartz tubes. Also calibration thermocouples are provided.

C. Chemical and Material Supply List

Nitrogen, N_2 , facility plumbed

D. Equipment List

Conventional Diffusion Furnace, Thermco

Quartz wafer carriers

Quartz carrier transfer boat

Teflon wafer carriers

- E. Detail Process Description
	- 1. Load wafers into quartz carriers
	- 2. Sinter, 250° C, N₂, 60 min., flow at 10 *k*/min.
	- 3. Load wafers into tefion carrier .

F. Process Tolerances

華利語的

All temperatures are $\pm 2^{\circ}$ C, all times are ± 15 sec.

PROCESS STEP: ELECTROLYTIC COPPER PLATE

A. Chemical and Material Supplies - General Comments

- All liquid **chemicals are semiconductor, high** purity grade.
- All powdered chemicals are reagent grade.
- 411 deionized water is better **than 14 megohm-cm** resistivity with low total organic carbon (TOC) level and is filtered at point **of use.**

B. Equipment - General Comments

All wet chemical processing is done at exhausted processing

stations. Each includes essentially the following components:

Temperature controlled baths with stirring and/or

recirculating filtration.

D.I. water rinse tanks with N₂ agitation.

Waste siphons

 $N₂$ blow guns.

All work stations include the following general supplies:

Protective gloves (acid)

Protective clothing (acid)

Tefion tweezers

Teflon stir bars

Bath thermometer

Funnels

Graduated cylinders

Graduated beakers

Timers

Scales

Ph meters

Ilectrolytic Coppor Plate (Continued)

t

'r

C. Chemical and Material Supply List

Electrolytic Copper Bath

Cupric Sulfate, $CuSo_A$, 187 g/£ Sulfuric Acid, H_2SC_A , 98%, 21 ml/2 Current 0.05 A/cm² Temperature 22° C

Electroless Nickel/Boron Bath, pH 10.0 - 10.5

Nickelous Sulfate, NiSO_{4} 25 g/R

Sodium pyrophosphate, NaP_2O_7 50 g/ ℓ

Dimethylamine Borane, DMAB 39/£

Ammonium Hydroxide, NH_AOH , 12 mi/2

Deionixed Water

Oxygen-Free Copper Electrodes

D. Equipment List

Exhausted Acid Processing Station, Integrated Air Systems

Spin nryer, FIuoroware Systems Corp.

Electroplate wafer fixture

Teflon wafer carriers

- E. Detailed Process Description
	- 1. Plate, electrolytic Cu, R.T., 3 min.
	- 2. Rinse, D.I. water, 5 min.
	- 3. Plate, Electroless Ni/B, 40^oC, 5 min.
	- 4. Rinse, D.I. Water, 5 min.
	- 5. Sann dry, 600 RPM, 3 min (300 RPM for thin wafers)

「大学の大学の大学の大学の「大学の大学の大学の人気のある」

F. Process Tolerances

All temperatures are $\pm 2^{\circ}$ C, all times are ± 15 sec.

PROCESS STEP: CELL TEST

The South Service

A. Chemical and Material Supply List

None

B. Equipment List

Light Source and Probe Stage, ENH lamps, custom fabricated Electronic Test Power Supply, Hewlett-Packard 6281A Computer Processor, Hewlett-Packard 9825A

- C. Detailed Proces, Description
	- 1. Place cell on stage
	- 2. Test, Automatic Sequence and Data Acquisition
	- 3. Sort cells per data

SECTION 7.2

THE ESTABLISHMENT OF A PRODUCTION-READY MANUFACTURING PROCESS UTILIZING THIN SILICON SUBSTRATES FOR SOLAR CELLS

SAMICS COST ANALYSIS

CONTENTS:

i
I

à.

1、 在 " 我们的 ……"

 \mathbf{r}

ORIGINAL PAGE IS
OF POOR QUALITY

FORMAT A SET I

FOR

13 MIL THICK SLICES

Ì.

しょうぶん

 $\frac{1}{2}$

SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS

 \overline{C}

 $\big($

ļ

Note: The SAMIS III compliant program also prompts for the [payment float interval] like findation rate table], the (equipment tax debteclation method), and the (equipment book debrational method). The enclude GAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

ORIGINAL PAGE IS

OF POOR QUALITY

JPL 3037-5 PM

趸

Format A: Process Description (Continued)

ĺ

्कड़

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Fecilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples. Modules/Gulf or Gulls/Wefer.

REVERSE SIDE JPL 3037-S R 10/78

SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS

Note: The SAMIS III comouter program also prompts for the (payment float interval), the [inflation rate table], the [equipment tax depreciation method], and the technoment book depreciation method], in the EDA SAMICS context use 0.0, (1975, 6.0), DDB, and SL.

¥

and the companion of the companion of the companion of the companion

an use

هشتما

Format A: Process Description (Continued)

CONTAINS OF PERSONS

PART 4 -- DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements] A20 A22 A23 A21 **Catalog Number Amount Required** Per Machine Per Minute **(Expense Item Units Requirement Description** Referent] [Amount per Cycle] ELECTRICITY $CIO32B$ 0.05 KW H $C21288$ 1000 $cu.$ $F7.$ VENTILATION 0.832 $C1144D$ $CU.$ $FT.$ $WATER$, $D.E.$ $661360D$ $6.6E - 2$ $F₆$ $POTASSIUM$ HYDRAKIDE ISOPFOPYL $E1352D$ 0.112 GAL ALCOHOL SODIUM HYDROXIPE 0.14 $L₈$ E 1600 D

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

* 100% minus parcentage of required product lost.

** Assume 100% yield here

*** Examples: Modules/Cell or Co. 3, 1986

REVERSE SIDE JPL 3037-S R 10/78

SOLAR ARRAY MANUFACTURING INDUSTRY COSTING STANDARDS

 \bigcup

 \bigcap

Allian k

 $\label{eq:4} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty}\frac{1}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\pi\left(1-\frac{1}{2}\right)}}\frac{d\theta}{\sqrt{2\$

Note: The SAMIS III computer procram also promots for the (payment float interval) the linflation rate table], the fequipment tax depreciation method), and the requipment book depreciation motions, in the ESA SAMICS context use 0.0, (1975, 6.0), DDB, and SL.

A15 Process Referent (From Page 1 Line A1) $10N-13$

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

(Byproduct Outputs) and (Utilities and Commodities Requirements)

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

R.A. PRYOR $2 - 18 - 81$ Prepared by . Date

* 100% minus percentage of required product lost.

** Assume 1001 said here

*** Examples. Modulos/Cell or Calls/Mach

REVERSE SIDE JPL 3037-5 R 10/78
\overline{C}

 \mathcal{C}

Note: The SAMIS III computer program also because for the [payment float interval], the [inflation rate table], the [equipment tax depreciation method], and the (compment hook depreciation mathod), In the ESA SAMICS context use 0.0, (1975, 6.0), DDB, and SL.

132

 $DRIVE-13$ A15 Process Referent (From Page 1 Line A1)

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

** Assume 100 " viald here

We Examples: Modules/Cell or Collective Community ORIGINAL PAGE IS
OF POOR QUALITY NEVERSE SIDE JPL 3037-8 R10/78

.
Martin manazarta da san san manazarta a 1

 $\sqrt{2}$

ria
L

Note: The SAMIS III computer program also prompts for the (payment float interval), the [inflation rate table], the [equipment tax depreciation method], and the couldment book depreciation method], in the LDA GAM ICS context use 0.0, (1975, 6.0), DDB, and SL.

A15 Process Referent (From Page 1 Line A1) 57 3 N 4 - 13

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements] \ddot{i}

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED (Required Products)

* 100% minus percentage of required product lost.

KEA USE FOOT WITH HIS P

*** Examples Nudures Co. Completed

REVERSE SIDE JPL 3037--5 R 10/7%

 $\big($

Note: The SAMIS III computer program also promots for the (payment float interval), the (inflation rate table), the [equipment tax depreciation method], and the transpment neek depreciation method]. In the ESA SAMICO context, use 0.0, (1975, 6.0), DDB, and SL.

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commudities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

 C

 \overline{C}

程度计

1999年1月

Note: The SAMIS III computer program also prompts for the [payment float interval], the findation rate table], the (equipment the depreciation method), and the (equipment book depreciation method). There USA SAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

THE CARD CONTRACT

-
- PART 4 DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED (Required Products)

*** Examples: Modules/Cett or Guingerous

REVERSE SIDE JPL 3037-8 P10/78

والمتستحدث فالقائد المستقلة

The Company of Section

 \bigcap

Note: The SAMIS III computer program also prompts for the [payment float interval], the [inflation rate table], the fequipment tax depreciation method) , and the fermioment book depreciation method). In the EDA definition mitted use 0.0, (1975, 6.0), DDB, and SL.

A15

降直坡

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Fucilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples: Modules/Oelf or Complete to

REVERSE SIDE JPL 3037-8 R 10/78

CONSTRUCTION

Note: The SAMIS III computer program also on in ots for the [payment float interval], the [inflation rate table], the [equipment tax depreciation method], and the (equipment book depreciation method]. In the ESA GAMICS context use 0.0, (1975, 6.0), DDB, and SL.

A15 Process Referent (From Page 1 Line A1) _COPPER -13

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

्षेत्र
जि

 ζ .

寶子

Note: The SAMIS III computer program also prompts for the [payment float intrinval], the findintion rate table], the [equipment tax depreciation method), and the (equipment book depresirtion method). In one EGA GAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

ż

 $\mathbf{\hat{A}}$

 \bullet .

.
Salah sebuah salah s

A15 Process Referent (From Page 1 Line A1) CEL TST - 13

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

建煤

FORMAT A SET II

FOR

8 MIL THICK SLICES

 \mathcal{C} .

 \overline{C}

Note: The SAMIS III coints for program clso prompt; for the (payment float interval), the find thon rate table), the [equipment tax determination thathold] and the Legiupment book monecation methods. The one of a GAMICO contrast use 0.0, (1975, 6.0), DDB, and SL.

ستنهود المتحرفة والمراويل

A15 Process Referent (From Page 1 Line A1) ______ SLICE-8

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

REAL PROPERTY

REVERSE SIDE JPL 3037-S R 10/78

ł

Note: The SAMIS III computer program also prompts for the (payment fleut interval), the [inflation rate table], the [equipment tax depreciation method], and the commoment book dipreciation method], an the EDS DAMIC context use 0.0, (1975, 6.0), DDB, and SL.

ORIGINAL PAGE IS
OF POOR QUALITY

THE REAL

 \bigcap

 $\sqrt{ }$

F

 \bullet

a se na matematica de la constitución de la constitución de la constitución de la constitución de la constituc

A15 Process Referent (From Page 1 Line A1) TEXETH-8

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

REVERSE SIDE JPL 3037-8 R 10/78

 \bigcap

 \overline{C}

Note: The SAMIS III cornective production also promots for the joinvirient float interval? The findiviries rate table], the (equipment tax depreciation must ball, and the (equipment book depreciation motivement in one City GAM (CC) context use 0.0, (1975, 6.0), DDB, and SL.

a Maler Carlos Co

A15 Process Referent (From Page 1 Line A1) $1000 - 7$

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

R.A. PRYOR $2 - 11 - 81$ Prepared by ... **Date**

* 100% minus percentage of required product lost.

** Assume 100.1 yield here

*** Examples. Modules/Cell or Colla/Water

REVERSE SIDE JPL 3037-S R 10/78

 \mathcal{N}

 \bigcup

h,

F

澤

Note: The SAMIS III computer producer also in a pus for the (payment float interval), the (inflation rate table), the [equipment tax depreciation method], and the lead apment book donreciation method]. In the CDA GAM-CO contrist use 0.0, (1975, 6.0), DDB, and SL.

A15 Process Referent (From Page 1 Line A1) _____DRIVE- 8

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

(Byproduct Outputs) and (Utilities and Commodities Requirements)

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

Note: The SAMIS III computer program also promots for the (payment float interval), the [inflation rate table], the [equipment tax depreciation method) , and the insurpment book depreciation method). In the ESA SAM105 duries (use 0.0, (1975, 6.0), DDB, and SL.

RIGINAL PAGE IS OF POOR QUALITY

معتشات بالمناور Ī.

and the company of the comp

 $\overline{\mathcal{C}}$

A15 Process Referent (From Page 1 Line A1) 57 3 N 4 - 8

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements] \mathbf{I}

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

* 100% minus percentage of required product lost

** Assures 1001, Valifat Horn-

*** Examples ModuleyColl of CAU Julier.

REVERSE SIDE JPL 3037-3 R 10/78

 \overline{C}

疑問点

Note: The SAMIS III computer program also to novits for the Inayment float interval], the Iinflation rate tabled, the fequipment tax defires/ation method) can't the 10 milliment frees depreciation method). In the 1/5A Service Schools use 0.0, (1975, 6.0), DDB, and SL.

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE [Byproduct Outputs] and [Utilities and Commodities Requirements] A20 A22 A23 **A21 Catalog Number Amount Required** (Expense Item Per Machine Per Minute **Units Requirement Description** Referent) [Amount per Cycle] 0.25 C /032 B KW H ELECTRICITY C 2128 B 800 $CU. FT$ VENTILATION $E6500D$ $8.33E - 4$ GAL RESIST WAX DICHLORO METHANE $E5500$ $1.25E - 2$ **GAL. SOLVENT** C 1144 $0, 20$ CH. FT. $WATER$, $D.T$.

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

Links

The Charles of the Company of School THE REAL PROPERTY AND INCOME.

 \bigcap

 \bigcap

 $\tilde{\epsilon}$

Note: The SAMIS III computer benefor also prompts for the [payment float innew 11, the find ition rate table], the (equipment the depreciation method), and the (equipment book depresibilion method). These E34 SAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

i
Kabupatén

 $\frac{1}{2}$

ļ

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples: Modules/Cell or Curriculum

REVERSE SIDE JPL 3037-8 H10/78

)

 \bigcap

海沢区

CONTRACTOR

Note: The SAMIS III computer program also erainpts for the (payment float interval), the [inflation rote table], the [equipment tax depreciation method], and the (compment book depreciation method), in the EDA DAM (Committer) use 0.0, (1975, 6.0), DOB, and SL.

A15 Process Referent (From Page 1 Line A1) $51NTER - 8$

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

(Byproduct Outputs) and (Utilities and Commodities Requirements)

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples: Modules/Cell or Co.

Ş

ŗ

REVERSE SIDE JPL 3037-8 R 10/78

C

CONTAGE

Note: The SAMIS III computer program also been use for the (payment float interval), the (inflation rate table), the [equipment tax depreciation rilethod], and the analogue apment neck depreciation method]. In the ESA SmithGS context use 0.0, (1975, 6.0), DDB, and SL.

Ř

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and (Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

Note: The SAMIS III computer program also prompts for the [payment float interval], the find trian rate table], the fequipment lex depreciation minitivativand the tequipment book dipreciation mathematical environdal GAMICD context use 0.0, (1975, 6.0), DDB, and SL.

Ņ

 $\sigma_{\rm s}$

A15 Process Referent (From Page 1 Line A1) CEL TST - 8

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

REVERSE SIDE JPL 3037-S R 10/76

FORMAT A SET III **FOR**

■ おもの かいだえてい

J.

5 MIL THICK SLICES
C

 $\overline{\mathcal{C}}$

Ĭ

Note. The SAMIS (II committee program also promots for the (payment float interval), the findation rate table), the fequipment tex deprediation nuthod), and the sequipment book depresiation mothod). The ure E3- GAMICS contrat, use 0.0, (1975, 6.0), DDB, and SL.

Format A: Process Description (Continued)

$SLICE - S$ A15 Process Referent (From Page 1 Line A1)

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

R.A. PRYOR D_{ab} $7.23.80$ Prepared by

* 100% minus percentage of required product lost.

** Ascures 19th systems

*** Examples: Modules/Cost on CollefWafer,

REVERSE SIDE JPL 3037-8 R 10/78

 $\overline{}$

Note: The SAMIS III computer program also prompts for the (payment float interval), the [inflation rate table], the fequipment tax depreciation method), and the prodipment book depreciation method), in the E5A GAMICS on text use 0.0, (1975, 6.0), DDB, and SL. $\ddot{}$

JPL 3037-S R.I.

Format A: Process Description (Continued)

TEXETH-S A15 Process Referent (From Page 1 Line A1)

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

(Byproduct Outputs) and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

* 100% minus percentage of required product lost. ** Assume 100% yield here *** Examples: Modules/Cell or Callington to

Prepared by ...

REVE! SE SIDE JPL 3037-S R 10/78

۰,

 $.$ Date $.$

Note: The SAMIS III computer program also promots for the (payment float interval), the finflation rate table], the (equipment tax depresiation method), and the (equipment book depreciation method), in the USA SAMICS context use 0.0, (1975, 6.0), CDB, and SL.

 2.99 and 2.93×10^{-4}

š.

Format A: Process Description (Continued)

agen als

Š

ř

零

A15 Process Referent (From Page 1 Line A1) $10\lambda - 5$

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) **IFacilities and Personnel Requirements)**

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples: Modules/Goll or Colla/1200 n

REVERSE SIDE JPL 3037-5 8 10/78

 \approx and

Note: The SAMIS III computer produces also maintais for the (payment float interval), the [inflation rate table], the [equipment tax depreciation method], and the prosipment book depreciation method]. In the CGA SAM(CG context use 0.0, (1975, 6.0), DDB, and SL.

Contractor

 \mathcal{L}_i

STORIES CONTROL

 $\bar{\star}$

NGC.

Format A: Process Description (Continued)

A15 Process Referent (From Page 1 Line A1) DRIVE-5

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

* 100% minus percentage of required product lost.

** Assume 190 - Galid hore

 $\frac{1}{2}$

*** Examples: Modules/Cell or Calls/Wat ...

دن و بعد الاهکار د

REVERSE SIDE JPL 3037-8 R 10/78

Ä

Note: The SAMIS III comouter program also ecompts for the (payment float interval), the [inflation rate rable], the [equipment tax deprediation method], and the crosspment book deprediation method]. In the LGH GAM (GG dorite a) use 0.0, (1975, 6.0), DDB, and SL. \mathbf{v}^*

 $\Delta\omega$, $\Delta\omega$, $\Delta\omega$

Format A: Process Description (Continued)

- 100

A15 Process Referent (From Page 1 Line A1) 57 3 N 4 - 5

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outbuts] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

*** Examples develope form in Completed

به
استیک الفتحات الا

REVERSE SIDE JPL 3037-5 A 10/7c

Contact

Note: The SAMIS III computer provisors in the form its form in (payment float interval), the [inflation rate table], the [equipment tax deprediation method) , and the comp principal deprediation method). In the USA SAMICO context use 0.0, (1975, 6.0), DDB, and SL.

JPL 3037-S RT

 \sim

Format A: Process Description (Continued)

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

PS-MINER

Containsidence

The Society of Science of Society

过程

Note: The SAMIS III convinter program also prompts for the (payment float interval), the finitation rate table), the [equipment tax depreciation most set leng the (equipment book depreciation steried). In the USA SAMICS context, use 0.0, (1975, 6.0), DDB, and Suit

Format A. Process Description (Continued)

THE REAL PROPERTY AND RELEASED FOR ASSESSMENT PROPERTY.

İ.

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

(Byproduct Outputs) and (Utilities and Commodities Requirements)

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

OF POOR QUALITY

Note: The SAMIS III computer program also prompts for the [payment float interval], wie [inflation rate table], the (equipment tax depreciation method), and the compinent book depreciation method). In the E3+ Gridolin mite 41, use 0.0, (1975, 6.0), DDB, and SL.

Format A: Process Description (Continued)

養養

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

** Assume 100% yield here

 $C - 3$

Examples: Modules/Cell or Cd. Louiser

REVERSE SIDE JPL 3037-5 R 10/78

Note: The SAMIS III computer program also or invots for the (payment float interval), the [inflation rate table], the [equipment tax depreciation method], and the journment neek depreciation method]. In the ESA GAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

4

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements]

PART 5 - DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and [Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED [Required Products]

* 100 minus percentage of required product lost

et Assume, 1301, justifi bars.

*** Examples: Modules/Cell or Calls/Vint

REVERSE SIDE JPL 3037-3 R 10/78

 $\big($

Note: The SAMIS III computer program also prompts for the [payment float interval], the Imfinition rate table], the fequipment tax depresiation methods), and the requipment book depresiation methods. This in LGA GAMICS context, use 0.0, (1975, 6.0), DDB, and SL.

RIGINAL PAGE IS
OF POOR QUALITY

JPL 3037-S RILL

A15 Process Referent (From Page 1 Line A1) CEL TST-5

PART 4 - DIRECT REQUIREMENTS PER MACHINE (Facilities) OR PER MACHINE PER SHIFT (Personnel) [Facilities and Personnel Requirements] \mathbf{r}

PART 5 -- DIRECT REQUIREMENTS PER MACHINE PER MINUTE

[Byproduct Outputs] and (Utilities and Commodities Requirements]

PART 6 - INTRA-INDUSTRY PRODUCT(S) REQUIRED (Required Products)

* 100% minus percentage of required product lost

** Assumed 10th Lyveth Horn

*** Examples: Modules/Cult. or Cult./Worfer.

REVERSE SIDE JPL 3037-S R 10/78

EXAMPLE CALCULATIONS FOR DATA OF SAMICS FORMAT A SET II (8 MIL THICK SLICES)

医鼻下垂 医神经细胞 医子宫下的 化分析 医神经反应 医肝脏病的 化四氯化二氯化二氯化二氯化二氯

$9.01 - 8$

Assump.t.ions:

A7: Cycle time

Cycle time = set up + cutting $= 40$ min. $+ 180$ min. $= 220$ min.

A6: Output rate

$$
\frac{4.0 \text{ in}}{1.0080 + .0078) \text{ in/waf}} \times \frac{1}{220 \text{ min}} = 1.151 \text{ waf/min}
$$

3 in. dia. water + 45.6 cm²

$$
\frac{1.151 \text{ waf}}{\text{min}} \times \frac{45.6 \text{ cm}^2}{\text{waf}} \times \frac{1 \text{ m}^2}{10^4 \text{ cm}^2} = 5.25 \times 10^{-3} \text{ m}^2/\text{min.}
$$

$$
\frac{5.25 \times 10^{-3} \text{ m}^2}{\text{min}} \times 0.850 \text{ yield} = 4.46 \times 10^{-3} \text{ m}^2/\text{min.}
$$

189

s

 \mathbf{A}

SLICE-8 (Continued)

A22: Direct requirements per min.

Electricity: 500 W/machine = 0.5 KW/machine

0.5 KW × 220 min ×
$$
\frac{1 \text{ hr}}{60 \text{ min}}
$$
 × $\frac{1}{220 \text{ min/}} \sqrt{261e}$ = 8.3 × 10⁻³ KWH/min.

. ^I

Domestic water: i gal/min.

$$
\frac{1 \text{ gal}}{\text{min}} \times \frac{0.1337 \text{ ft}^3}{\text{gal}} = 0.134 \text{ ft}^3/\text{min}.
$$

Proprietary saw supplies (abrasive, wire, etc.): 5.0724/min.

$$
\frac{\$.0724}{\text{min}} = \frac{7.24 \text{ units}}{\text{min}} \times \frac{\$.01}{\text{unit}}
$$

A26: Units out/units in

 $\sum_{i=1}^n$ i.
A

$$
\frac{45.6 \text{ cm}^2 \text{ output}}{45.6 \text{ cm}^2 \times (.0080 + .0078) \text{ in } \times \frac{2.54 \text{ cm}}{\text{In}} \times \frac{2.33 \text{ g}}{\text{cm}^3} \text{ input}} = 10.69 \text{ cm}^2/\text{g}
$$
\n
$$
\frac{10.69 \text{ cm}^2}{\text{g}} \times \frac{1}{10^4 \text{ cm}^2} \times \frac{10^3 \text{ g}}{1 \text{ kg}} = \frac{1.069 \text{ m}^2}{\text{Kg}}
$$

 \boldsymbol{d}

II r'II 111-,i

.

As: μ mptions: (Proprietary Process)

Texture etch system including multi-tank chemical hood with microprocessor controlled walking beam system and microwave drying end station. Wet chemical tanks include sodium hydroxide etching, texture etching, and rinsing stations.

µ6: Output rate

Carriers containing 50 wafers each will be transported through the system at a rata of 3200 wafers per hour.

<u>3200 waf</u> ,, ors com
rate of
3200 waf
hr. $\frac{16}{100}$ $\frac{160}{100}$ min. \times 0.992 yield = 52.9 waf/min

A7: Cycle time

Average processing time for a complete cycle is 90 minutes.

A18: Direct requirements per machine

Required floorspace is approximately 200 ft^2 ano one operator can run two automated stations.

A22: Direct requirements per minute

Electricity:

Electrical demand Is 3 KW.

$$
3 \text{ KW} \times \frac{1 \text{ hr}}{60 \text{ min}} = 0.05 \text{ KWH/min.}
$$

D.I. water:

Deionized water demand is 23.5 ℓ/min .

$$
\frac{23.5 \text{ l}}{\text{min}} \times \frac{1 \text{ gal}}{3.785 \text{ l}} \times \frac{134 \text{ ft}^3}{\text{gal}} = 0.832 \text{ ft}^3/\text{min}.
$$

2

 I_XK_1H-8

Į

 \mathbf{r}

Ŋ

Etch baths:

Formula is proprietary.

Usage rates are

Sodium hydroxide 0.14 $1b/min$ Potassium hydroxide 0.066 kg/min Isopropyl alcohol 0.112 gal/min

A26: Units out/units in

 $\frac{1 \text{ substrate}}{45.6 \text{ cm}^2} \times \frac{10^4 \text{ cm}^2}{\text{m}^2}$ = 219.3 substrates/m²

ION-8

A, , -, ⁱ ^jtrip t **I on-,**

Extrion Pre-Dep Ion Implanter Medel 80-10 with options including auto-load, **data-log, low energy conversion, and service contract. The 1980 price quotation Is \$395,000 base plus \$91,000 for the options for a total of \$486,000.**

A6: Output rate

At doses of 2 \times 10 15 cm $^{-2}$ and below, maximum throughput is 400 wafers per hour (3 inch or 100 mm diameter). In this step both front and back of wafer are Implanted In separate operations. This reduces **the effective** throughput to 200 wafers/hr.

light to 200 wafers/hr.

\n
$$
\frac{200 \text{ wa}f}{hr} \times \frac{1 \text{ hr}}{60 \text{ min}} \times .998 \text{ yield} = 3.33 \text{ wa}f/min
$$

A7: Cycle time

Batch size for 3 in. or 100 mm wafers is 25.

 $\frac{1 \text{ hr}}{200 \text{ waf}} \times \frac{60 \text{ min}}{1 \text{ hr}} \times \frac{25 \text{ waf}}{1 \text{ batch}} = 7.5 \text{ min/batch}$

A18: Direct requirements per machine

Floorspaco:

Machine dimensions are 7.5 ft by 15.5 ft or 116.25 ft^2 . Add to this workspace to obtain 200 ft 2 required.

A22: Direct requirements per minute

Electricity

Demand is estimated at one half the face-plate power of 50 kVA or 25 KW.

$$
25 \text{ KW} \times \frac{100 \text{ mi}}{60 \text{ mi}} = 0.42 \text{ KWH/min}
$$

ION-8 (Cont lnuod)

Domestic Water:

Requirement Is 15 gal/min

$$
\frac{15 \text{ gal}}{\text{min}} \times \frac{0.1337 \text{ ft}^3}{\text{gal}} = 2.01 \text{ ft}^3/\text{min}
$$

Phosphine:

Assume 5 mA beam current of 31P+
\n5 mA = 5 x 10⁻³ coul/sec
\n
$$
\frac{5 \times 10^{-3} \text{ coul}}{\text{sec}} \times \frac{1}{1.602 \times 10^{-19} \text{coul}} \times \frac{1 \text{ molecule}}{(\text{EFF}) \text{ ions}}
$$
\n
$$
\times \frac{1 \text{ g-mole}}{6.023 \times 10^{2.5} \text{ molecules}} \times \frac{22.414 \text{ g}}{\text{g-mole}} \times \frac{60 \text{ sec}}{\text{min}}
$$
\n
$$
\times \frac{1 \text{ ft}^3}{28.32 \text{ g}} = \frac{2.46 \times 10^{-6} \text{ ft}^3/\text{min}}{(\text{EFF})}
$$

where (EFF) is the ionization efficiency of obtaining 31P+ from PH_3 gas. Assume (EFF) Is 35%.

Then PH_3 usage is

$$
\frac{2.46 \times 10^{-6}}{0.35}
$$
 ft³/min = 7.03 × 10⁻⁶ ft³/min.

Boron Trifluoride:

Research

Marine 197

Assume 5 mA beam current of IlB+ and (EFF) value of 20%.

Then BF₃ usage is

$$
\frac{2.46 \times 10^{-6}}{0.20} \text{ ft}^3/\text{min} = 1.23 \times 10^{-5} \text{ ft}^3/\text{min}.
$$

DRIVE-8

Assumptions:

Watkins-Johnson **bolt furnace with input/output** modifications at \$45,000 **plus quartz lining system at** \$20,000 plus automatic load/unload apparatus at \$15,000. Total 1980 cost Is \$80,000.

A6: Output rate

Furnace belt speed Is 10 In/min. providing 15 min. anneal at high temperature In 150 In.hat zone.

Carriers of 50 wafers each are placed on belt at about 5 3/16 In. Intervals.

$$
\frac{50 \text{ waf}}{5.18 \text{ in}} \times \frac{10 \text{ in}}{\text{min.}} \times .994 \text{ yield} = 96.0 \text{ waf/min}
$$

A7: Cycle time

この人の神の神の聖の神の

Overall travel distance on belt (load-hot zone-unload) is 300 ir.

300 in \times $\frac{1 \text{ min}}{10 \text{ in}}$ = 30 min transport time

A18: Direct requirements per machine

Floor space: Equipment dimensions are 3 ft by 28 ft $\texttt{\texttt{t}}$ 84 ft 2 plus additional 84 ft 2 workspace. Total is 168 ft 2

S13M4-8

Assumptions:

Low pressure chemical vapor deposition of silicon nitride uses a conventional hot wall furnace (such as Thermco) in **a 4 tube cabinet. The system includes automatic digital temperature control with automatic temperature profiling** using internal tube thermocouples. Each tube is microprocessor controlled. Closed loop gas flow control utilizing thermal **mass** flow controllers is employed. The vacuum system includes a capacitance manometer and vacuum throttle valve control, cryogenic trap, and a direct drive pump. Automatic boat loaders are used. Such a system costs \$40,000 per tube in a 4-tube cabinet. (1980 dollars)

A6: Output rate

Using close loading (90 mil spacing), 250 wafers can be processed per run per tube. Hence, a 4-tube unit can handle 1000 wafers per run. Each run requires 60 min.

 $\frac{1000 \text{ wafers}}{\text{run}}$ X $\frac{1 \text{ run}}{60 \text{ min}}$ X 0.992 yield = 16.53 waf/min

A7: Cycle time

Total cycle time per run is 60 min.

A18: Direct requirements per machine.

Operators:

One operator can run 8 furnace tubes.

 $\frac{1}{2}$ operator/system 8 tubes ^{er} system

196

à

A22: Direct requirements per minute

Electricity:

Electrical demand is 70 KW.

70 KW X
$$
\frac{1 \text{ hr}}{60 \text{ min}}
$$
 = 1.166 KWH

Dichlorosilane:

This gas is on for 20 min. out of 60 min cycle at flow of 60 cm^3/min per tube.

$$
\frac{60 \text{ cm}^3}{\text{tube-min}} \times \frac{20 \text{ min}}{60 \text{ min}} \times \frac{3.53 \times 10^{-5} \text{ ft}^3}{\text{cm}^3} \times 4 \text{ tubes} = 2.824 \times 10^{-3} \text{ ft}^3/\text{min} \text{ average}
$$

Ammonia:

This gas is on for 22 min. out of 60 min. cycle at flow of 115 cm^3/min per tube.

$$
\frac{115 \text{ cm}^3}{\text{tube}} \times \frac{22 \text{ min}}{60 \text{ min}} \times \frac{3.53 \times 10^{-5} \text{ ft}^3}{\text{cm}^3} \times 4 \text{ tubes} = 5.95 \times 10^{-3} \text{ ft}^3/\text{min. average}
$$

Nitrogen;

This gas is on for purging for 10 min. out of 60 min. cycle at flow of 3.3 &/min or 3300 cm^3/m in. per tube.

$$
\frac{3300 \text{ cm}^3}{\text{tube-min}} \times \frac{10 \text{ min}}{60 \text{ min}} \times \frac{3.53 \times 10^{-5} \text{ ft}^3}{\text{cm}^3} \times 4 \text{ tubes} = 7.766 \times 10^{-2} \text{ ft}^3/\text{min average}
$$

PATRN-8

 \mathbf{y}

Ą

Assumptions:

Fors'und screen printer and **1.11.** belt drier at **1980** cost of **510,000,**

Exhausted chemical etch hood and microwave dryer at **1980** cost of **\$7,500.**

Ultrasonic degreaser at **1980** cost of **\$7,000.**

Output rate of 250 3 in, diamete<mark>r wafers per hour</mark>.

Operator requirement of one screen operator, one etch and degrease operator

*** ^I**

♦ **^I**

AO: Output rate

²⁵⁰waf/hr X **I** hr **⁶⁰**min X **0.992** yield **=** 4.13 waf/mIn

Al: Cycle time per **25** wafer carrier

Screen print 25 wafers \times 10 sec/waf = 250 sec \rightarrow 5 min.

Bako → 5 m<mark>i</mark>n

Etch, rinse, dry $+$ 15 min

Clean (degrease) \div 5 min

Total **30** min.

A18: Direct requirements pe<mark>r</mark>machine

Floorspace:

Screener

\n

12 t^2	
Belt Dryer	20 t^2
Hood	18 t^2
Dryer	12 t^2
Degreaser	18 t^2
Waltkway	64 t^2

PATRN-8 (Continued)

A22: Direct requirements per minute

Resist wax:

Wax coverage = 5000 wafers per gal.

$$
\frac{250 \text{ wat}}{\text{hr}} \times \frac{1 \text{ hr}}{60 \text{ min}} \times \frac{1 \text{ gal}}{5000 \text{ wt}}.
$$
 8.33 × 10⁻⁴ gal/min

Solvent use:

$$
\frac{30 \text{ gal}}{\text{week}} \times \frac{1 \text{ week}}{40 \text{ hr}} \times \frac{1 \text{ hr}}{60 \text{ min}} = 1.25 \times 10^{-2} \frac{\text{gal}}{\text{min}}
$$

<u>The materials</u>

○ 大学の にっぽん にっぽん にっぽん

NICKEL-8

ti a

NAME OF BRIDE

ŧ

 \mathcal{L}

Assumptions:

Walking beam plating **system (Fluorocarbon) quoted at \$83,260 In 1978.**

Microwave dryer costing \$500 In 1980.

AL"'omatic plating solution monitor and replenisher costing \$5000 in 1980. Walking beam capacity of 2 - 50 wafer carriers per station

A6: Output rate

Maximum time at any walking beam position is 2 min.

 $\frac{2 \times 50 \text{ waf/position}}{2 \text{ min/position}} = 50 \text{ waf/min}$ 50 waf X **0.994** yield = 49.7 waf/min min

A7; Cycle time:

12 min. time through walking beam stations (including load, HF etching and

surface preparation, rinses, nickel plating, and unload)

2 min. dry time

14 min. total

A18: Direct requirements per machine

Floorspace:

Equipment dimensions = 13 ft X 4 ft = 52 ft² Double to account for work space = 104 ft 2 total

A22: Direct requirements per minute

Nickel plating solution:

One gal of nickel solution contains **21.1** g of Ni.

At 80% efficiency of Ni use, one gal can supply 16.9 g of Ni.

Coverage of wafer is 100% back and 8% front, or 45.6 + 3.6 cm 2 = 49.2 cm 2 Thickness of deposit is 2500 λ Density of Ni Is 8.90 g/cm 3

Thus

$$
\frac{8.90g}{cm^3} \times \frac{10^{-8} \text{ cm}}{8} \times \frac{49.2 \text{ cm}^2}{\text{water}} \times \frac{50 \text{ water}}{\text{min}} \times 2500\% \times \frac{1 \text{ gal}}{16.9 \text{ g}}
$$

= 3.24 × 10⁻² gal/min.

D. I. Water:

Water usage is 2.5 gal/min \times $\frac{.1337 \text{ ft}^3}{gal}$ = .335 ft³/min

Dilute HF solution usage;

Assume usage is by drag-out of 1 ml per wafer

$$
\frac{50 \text{ waters}}{\text{min}} \times \frac{1 \text{ ml}}{\text{water}} \times \frac{12}{1000 \text{ ml}} \times \frac{.2642 \text{ gal}}{\text{g}} = \frac{1.32 \times 10^{-2} \text{ gal}}{\text{min}}
$$

Electricity:

Estimated electrical demand is 7.0 KW.

7.0 kW
$$
\times \frac{1 \text{ hr}}{60 \text{ min}} = 0.117 \text{ KWH/min}
$$

¥.

SINTER-8

Assumptions:

Watkins-Johnson belt furnace with input/output modifications at \$45,000 in 1980 plus an automatic **load/unload apparatus at \$15,000** in 1980. Total Is \$60,000.

• }

. **I**

A6: Output rate

Furnace belt speed Is 10 in/min providing 15 min. sinter in 150 in. hot zone. Carriers of 25 wafers each are placed on belt at 5.2 in. Intervals.

$$
\frac{2.5 \text{ wafers}}{5.2 \text{ ln}} \times \frac{10 \text{ in}}{\text{min}} = 48.1 \text{ wafers/min}
$$

$$
\frac{48.1 \text{ wafers}}{\text{min}} \times 0.998 \text{ yield} = 48.0 \text{ wafers/min}
$$

A7: Cycle time

Overall travel distance on belt (load-hot zone-unload) Is 300 in.

300 in. $X \frac{1 \text{ min}}{10 \text{ in}} = 30 \text{ min. transport time}$

A18: Direct requirements per machine

floor space:

地方の地位のある。「神経の動脈」ということになっているので、「美」の「キス」をしたしたい。
「また、「神経の性質」ということがある。
「また、「神経の性質」ということがある。

Equipment dimensions are 3 ft b 28 ft = 84 ft 2 plus additional 84 ft 2 workspace. Total is 168 ft 2

COPPER-8

PARTIES OF THE PARTIES OF THE PARTIES OF THE PARTIES OF THE PARTIES OF THE PARTIES OF THE PARTIES OF

Assumptions:

Walking beam motion plating system estimated to cost \$90,000 in 1980.

Microwave dryer costing \$500 In 1980.

Automatic plating solution monitor an replenisher control system costing \$10,000 in 1980.

A6: Output rate

Each walking beam position has 12 carriers of 25 wafers each. Dwell time at any one position is at most 12 min.

12 carriers \times 25 wafers \times 1 batch = 25 wafers/min batch carrier 12 min $\frac{25 \text{ waters}}{\text{min}}$ x 0.994 yield = 24.85 wafers/min

A7: Cycle Time

Desired copper thickness of 0.2 mil and plating rate of 0.2 mil/hr gives one hr. required plating time.

A18: Direct requirements per machine

Floorspace:

Walking beam hood consists of Icad/unload areas, plating tanks, and rinse tanks which are 3 ft. wide and total 12 ft long. Overall hood dimensions are 4 ft by 15 ft, which is 60 ft². Chemical storage (plating solution

203

 λ
R-8 (Continued)
reservoir) is 3 ft by 6 ft for 18 ft², Total equipment area is 78 ft².
Double this to account for work space. Hence, 156 ft². Double this to account for work space. Hence, **156** ft

"

°

Maintenance man:

Downtime Is 1.5 hr every 24 hr.

Thus,
$$
\frac{1.5}{24}
$$
 = 0.06 maintenance man needed.

A32: Direct requirements per minute

Electroless copper plating solution:

Copper solution replenishment can deliver 12 mil-ft²/gal Wafer coverage is 100% b<mark>ack and 8% front or 49.</mark>2 cm^2 . Copp**er** thickness is

 0.2 mil.

Hence,

$$
\frac{49.2 \text{ cm}^2}{\text{water}} \times \frac{1 \text{ in}^2}{(2.54 \text{ cm})^2} \times \frac{1 \text{ ft}^2}{144 \text{ in}^2} \times 0.2 \text{ mi}
$$

$$
\times \frac{25 \text{ waft}}{\text{min}} \times \frac{1 \text{ gal}}{12 \text{ mi} - 1.2 \text{ ft}^2} = .0221 \text{ gal/min}
$$

|nxners/on -tin p!afing solution:

One gal. of tin solution can plate 200 ft^2 of surface.

Hence,

$$
\frac{49.2 \text{ cm}^2}{\text{water}} \times \frac{1 \text{ in}^2}{(2.54 \text{ cm})^2} \times \frac{1 \text{ ft}^2}{1 \text{ 44 in}^2} \times \frac{1 \text{ gal}}{200 \text{ ft}^2} \times \frac{25 \text{ water}}{\text{min}} = .0066 \text{ gal/min}
$$

D.I. water:

Seather

THE REAL PROPERTY OF PERSONS ASSESSED

2 qal/min. per rinse tank, 2 tanks, thus

$$
\frac{4 \text{ gal}}{\text{min}} \times 0.1337 \text{ ft}^3/\text{gal} = 0.535 \text{ ft}^3/\text{min}
$$

Electricity:

Estimated demand is 21 KW

21 KW X
$$
\frac{1 \text{ Hr}}{60 \text{ min}}
$$
 = 0.35 KWH/min.

Assumptions:

A solar cell tester comprised of a transport system, a light source, a test stage, a table top computer control system, a power supply, and monitoring meters Is estimated to cost \$56,000 in 1980.

e

This test and sort system is 3 ft. wide by 10 ft. long.

A6: Output rate

Each cell test (current-voltage characterization) requires 3 sec.

$$
\frac{60 \text{ sec}}{\text{min}} \times \frac{1 \text{ cell}}{3 \text{ sec}} \times 0.940 \text{ yield} = 18.8 \text{ cells/min}.
$$

The yield of 94% is assumed to be primarily electrical rejection rather than mechanical breakage.

A7: Cycle time

An additional 6 sec. is required for loading, unloading, and sorting each cell. Total time at station is $6 + 3 = 9$ sec

$$
\frac{1 \text{ min}}{60 \text{ sec}} \times 9 \text{ sec} = 0.15 \text{ min}
$$

A18: Direct requirements per machine

Floor space:

Floorspace requirement is twice the equipment space or 60 ft².

Operators:

It is assumed that 2 operators can run three such testers, one operator handling input substrates and the other removing output substrates.

2 operators
3 machines = 0.667 operator/machine

ė.

CELIST-8 (Continued)

Maintenance:

Up fime of 95% or down time of 5% means that 0.05 maintenance mechanic

 \bullet

is needed.

A22: Direct requirements per minute

Electricity:

Demand 1s 1.5 KW.

1.5 KW X $\frac{1 \text{ hr}}{60 \text{ min}}$ = .025 KWH/min