## NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

## NASA CR-161009


(MASA-CR-161009) OEEITEG GLOBAL POSITICMIAG
*81-26169
SISTEH DESIGY AND Ku-EAND EBCBLEBS
IMYBSTIGATIOA, EXHIBIT E, BEVISICA 1
Interin Feport (Lincon Corp.. Pasadena. Onclas Calif.) $93 \mathrm{pHCAOS} / \mathrm{HFAC1}$ CSCL 22A G3/17 26747


LinCum Coyporation
aRbITER GLOEAL POSITIONING SYSTEM DESIGN AND KU-BAND PROBLEM IIVESTIGATIONS
EXHIBIT B - REVISION 1
PREPARED FOR
NASA LYNDON B. JOHNSON SPACE CENTER HOUSTON, TX 77058
TLCUNICAL MONITOR: DON PUSCH, CODE E[41
CONTRACT NO. NAS9-16097
PREPARED BY
C. M. CHII
W. R. ERAUN
LIHCOH COPPORATIOM
P.0. BOX 29730
PASADENA, CA 91105

## table of contents

PAGE
SUMMARY ..... 1
1.0 EFFORT RELATED TO GPS ..... 1
1.1 Conference Support ..... 1
1.2 GPS General Support ..... 2
1.3 Analytical GPS Modelling ..... 3
1.4 Recommendations for Additional Areas of Investigative Effort ..... 3
2.0 EFFORT RELATED TO KU-BAND SYSTEM ..... 4
2.1 Ku-Band Analytical Simulation ..... 4
2.2 Ku-Band Analytical Investigations ..... 4
2.3 Ku-Band Test Data Evaluation ..... 4
3.0 RGI42B CABLE RESPONSE TO 50 MBPS DATA STREAM IN THE PRESENCE OF COAXIAL CONNECTORS ..... 7
4.0 ANALYSIS OF MID-BIT CIRCUITRY ..... 22

## SUMMARY

This report serves to docurient the LinCom effort under Exhibit B of Contract NAS9-16097 in supporting the JSC study of the use of the GPS navigation syste: on the Space Shuttle and in Ku-band problem investigations. LinCon has been tasked to evaluate system implenentation, performance, and integration aspects of the Shuttle upS system and to provide independent technical assessment of reports submitted to JSC regarding integration studies, system studies and navigation analyses. The results of this effort is contained primarily in a set of five memos [1]-[5] and a report [0]. In addition, an ongoing effort is to review and evaluate the Dod Joint Projram Office GPS Phase II User Systen Specification [7] and the Space Shuttle Orbiter/GPS Procurement Specification [8]. Documents [1] to [6] are attached for reference. 1.0 EFFORT REI ATED TO GPS

In suppor of the ku-band progran, lincon was tasked to evaluate the effect of codxial cables and connections on the data waveform, to perfoma an analytical investigation of bit synchronizer and phase-offset correction circuitry, and to investigate discrepancies between predicted and measured performance parameters as test data becones available.

### 1.1 Conference Support

LinCor farticinated as a representative of JSC in the fls Constellation Conference at SBMSO on dune 5, 1090. The purpose of the OPS Constellation Conference was to address the hudget-driven proged Change to reduce the nuber of satellites from a 20 li in the Grs network. Its ipact on the Space Shuttle progran in terms of Shut:le anssion schedules and shutile ndvigation via ofs were docuriented in [1].

We did nut attend the Sagnavox Phase 11 pon due to attendance space
limitations. However, we have reviewed the PDP, notes (taken by Dr. Jim Pawlowski and Howard de Vezin) and provided preliminary comments [3]. Since the two-channel set is functionally similar to the Shuttle GPS R/PA baseline, some effort was spent on interpreting and understanding the TTFF procedure for the two-channel set and the results were docuriented.

### 1.2 GPS General Support

Support was provided to JSC on analytical and/or technical questions regarding GPS development implementation and performance. These efforts are highlighted as follows.

The timing structure of the received GPS signal was summarized to highlight its impast on the normal acquisition procedure and time-to-first-fix (ITFF). In particular, the handover procedure from $C / A$-code to P -code was addressed. The results were documented in [2].

The problems and options associated with testing the GPS receiver were investigated in [5]. In particular, the emphasis was on testing the GPS receiver when only one simulated emitter signal (out of a total of a complete set of four) is available. The ideal test configuration and the basic systen and subsystem tests required to determine receiver performance were described. The implications of testing with a nonideal configuration, for example, with 1 satellite simulator, were then considered. Special attention was devoted to the 2 -channel sequential set (present JSC baseline). Supplementary tests that can be performed inderendent of the simulator signals were also nighlighted.

A simple sequential one channel set was recormended for JSC
breadooard development. The rationale was docurented in [3].
In [4], a hardware and software method for obtaining bit and
subframe synchronization were proposed. The hardware method was recomended for the GPS breadboard development program.

### 1.3 Analytical GPS Modelling

In order to support the hardware development and implementation of the bit and frame synchronizer [4], we have analytically modeled these synchronizers. The results from this analysis are provided in [6] and should be useful in setting system parameters pertinent to their acquisition behavior and detection performance.

### 1.4 Recomendations for Additional Areas of Investigative Effort

Lincon should continue to ident ify and study key system parameters relating to the performance of the Shuttle/GSP R/PA such as: (a) Time-to-first-fix (TTFF), (b) acquisition strategies and (c) various tracking loop warancter for PN tracking, carrier tracking, bit synchronization and frate synchronization. One iador purpose of the analytical study is to parallel and support the review and critique of the $R, P A$ procarement specifications as they evolve. Lincon should also continue to follow the G'S JPU Phase Il efforts in order to keep track of current developinents and identify techniques, hardware probleris and areas of concern which are of interest to the Shuttle GPS progran.

Two additional areas were uncovered during this phase of our effurts and they deserve further investigation. One area is the study of the $1 / 2 \mathrm{~A}$ suste: performance testing requirements and procedures. In faticalde, an understanding of the required test equipments, e.g. Grs sigal simators and R/PA test access points are needed. another area is concerned with the hardware design sumport for the LSTL OPS receiver develogent irogray undertaken internally at JSC.

### 2.0 EFFORT RELATED TO KU-BAND SYSTEM

### 2.1 Ku-Band Analytical Simulation

Lincom has developed an analytical simulation of the RG-142 coax cable which supports data transmission on the 2-t0-50 Mbps channel. The analytical simulation accounts for cable attenuation, input asymmetry, data/clock offset, input amplitude variations, rise and fall times, and transition density. The simulation was developed in such a manner that the cable pulse output features can be assessed and used in the development of a specification to be supplied to the ku-band vendor. A time error budget was established in support of the new design of the inid-bit data reclocking circuitry. The results of this simulation are documented in Secticn 3 of this report. In addition, Lincom supported nunerous ku-band technical reviews at Hughes Aircraft and Rockwell International, as required by USC. 2.2 Ku-Band Andivtical Investigations

Lincon has perforned an analytical investigation of the bit synchronizer and phase-offset correction circuitry presently recomended by the liu-hand vendor. Particular attention was given to the false-lock problem to which the current design is susceptible. The cable output distortions and their impact on the performance of the ku-band midbit/phase correction circuitry were evaluated. The results of this stuly are docurented in Section 4 of this report. 2. 3 Ru-8and Test Data Evaluation

Lincon has performed investigations of discrepancies between Cheretical performance predictions and measured values. To this end, incona andyed the avalable test results, performed analytical performance predictions and reported on the ajor discrepancies and


REFERENCES
[1] C. M. Chie and W. C. Lindsey, "GPS Constellation Conference at SAMSO, June 5, 1980," LinCom Memo GPS-80-CMC-2, June 1980.
[2] C. M. Chie, "GPS Timing Structure and Typical Acquisition Sequence," LinCom Memo tiPS-80-CMC-3, November 1980.
[3] C. M. Chie, "Magnavox PDR Review and NTC Highlights," LinCom Memo CPS-81-CMC-1, January 1981.
[4] C. M. Chie, "Bit Synchronization and Message Demodulation for CPS Signal." LinCom Memo GPS-81-CMC-2, February 1981.
[5] C. H. Chie, "Considerations for Testing CPS Receivers Using a Single GPS Signal Simulator, "LinCom Memo GPS-81-CMC-3, April 1981.
[6] "Shuttle Global Positioning System (GPS) Implementation Study," LinCon Progress Report, April 1981.
[7] System Segment Specification for the User System Segment, Navstar Global Positioning System Phase 11, SS-US-200, SAMSO, January, 1979.
[8] Space Shuttle Orbiter/Global Positioning System Receiver /Processing Assembly Procurement Specification (Rough Draft), Rockwell International No. MC478-0153, Feb. 1980.
[9] C. M. Chie, W. C. Lindsey, "Ku-Band Comn Autotrack Test Data Analysis," Presentation to Rockwell International, December 11, 1980.
[10] C. H. Chie, W. C. Lindsey, "Ku-Band Comm Autotrack Test Data Analysis," LinCom Memo Ku/S-80-CMC-5, December 19, 1980.
[11] C. II. Chie, "New Data on Mutual Coupling," LinCom Memo Ku-S-81-CMC-6, March 31, 1981.
[12] C. H. Chie, "Antenna Pointing Error Caused by the Rate Stabilization Loop Transient to 550 Motion," LinCon Meno Ku/S-81-CMC-7, May 1981.

### 3.0 RG142B CAELE RESPONSE TO 50 MBPS DATA STREAM IN THE PRESENCE OF COAXIAL CONNECTORS

## Introduction

An analytical computer simulation model for the transfer function of a coax cable was developed in a previous lincom memo ${ }^{(1)}$. The objective of this report is to extend the previous model to a case where coaxial connectors are present. The analytical model of a connector for bit rates under consideration is developed using the mariufacturer supplied voltage standing wave ratio associated with the connector. The connector and the cable models are employed in a software package to study and predict the signal distortions caused by the line. It is shown that presence of a few connectors (<10) will contribute very little to the amplitude loss or other distortions introduced by the line.

1. Analytical Model for RG1428 Coaxial Transmission Line in Presence of Coaxial Connector?

For data bit rate of 2-50 Mbps, a coaxial cable can be modeled as a linear system with transfer function $C(\omega)$ :

$$
\begin{equation*}
C(\omega)=e^{-\gamma \ell} \tag{1}
\end{equation*}
$$

where $\gamma$ is a constant depending on the cable and $l$ is the cable length. It is shown that if ( 1 ) is utilized for GRI42E cable, the amnlitude loss at 50 MHz equals $2.7 \mathrm{~dB}^{(1)}$. To consider the connector role, one
can take advantage of the specifications chart provided by the connector manufacturer. At the bit rate under conifderation, the mosi iseful information provided for connector is the voltage standing wave ratio (VSWR) because using this ratio the reflection coefficient can he computed. From the tests performed by different manufacturers, it is apparent that the VSWR of coaxial connectors is linear in frequency, and, for the sake of simplicity, one sample is selected to be used in this report. According to SOCAPEX ${ }^{(2)}$ catalog a SMA connector for RG142B/U cable demonstrates the following VSWR:

$$
\begin{equation*}
\text { VSWR }=1.1+.02 F \tag{2}
\end{equation*}
$$

where $F$ is the frequency in $\mathbf{G H z}$. The relaticiship between VSUR and the refiection coefficient $\rho$ is given by

$$
\begin{equation*}
|0|=\frac{V S W R-1}{V S W R+1} \tag{3}
\end{equation*}
$$

To derive the transfer function equation associater with a connector wit reflection coefficient $\rho$, we observe that the reflected wave contains a reflected power term $P_{n}$ given by $(3)$

$$
\begin{equation*}
P_{n}=|\rho|^{2} P_{4} \tag{4}
\end{equation*}
$$

where $P_{+}$is the input power. Transmitted power $P$ (power passing through the connector) can be computed as

$$
\begin{equation*}
P=P_{+}-P_{+}=\left(1-|0|^{2}\right) P_{+} \tag{5}
\end{equation*}
$$

Since the power is proportional to the square of the voltage ${ }^{(4)}$. thus the following equation can be deduced from (5)

$$
v^{2}=\left(1-|\rho|^{2}\right) v_{+}^{2}
$$

where $V$ is the transmitted waveform voltage and $V_{+}$is the input voltage The ratio $\mathrm{V} / \mathrm{V}_{+}$defines the connector transfer function $\mathrm{H}(\mathrm{w})$,

$$
\begin{equation*}
H(\omega)=\underset{V_{+}}{V}=\sqrt{1-|\rho|^{2}} \tag{6}
\end{equation*}
$$

Equation (6) is the model for a coaxial connector. The above model does not take into account the R.F. leakage or any other losses since the frequency of interest is rather 10 w (considerably less than 1 GHz ).

Because of the linzarity of the overall system, a cable of length \& plus $n$ connectors demonstrate the foliowing total transfer function

$$
\begin{equation*}
H_{T}(\omega)=C(\omega) H^{n}(\omega)=e^{-r \ell}\left(1-|\rho|^{2}\right)^{n / 2} \tag{7}
\end{equation*}
$$

where |o| is given by

$$
\begin{equation*}
|0|=\frac{.1+.02 F(G H z)}{2.1+\frac{.02 F}{}(G H z)} \tag{8}
\end{equation*}
$$

Equation (7) is used in a simulation program to predict the system response to different input patterns. Figure 1 displays the magnitude of $H_{T}(\omega)$ for two different conditions; plot a is obtained assuming no connectors on the line, while plot $b$ assumes 9 connectors are present. At 50 ! Hz , the amplitude loss increase because of 9 connectors is approximately . 1 dB .

## 2. Total Syster Response

Figure 2 shows the system response to a trapezoidal shape pulse of width 20 ns and 3 ns rise time. The three plots correspond to no connectors on the line, 9 connectors on the line, and 99 connectors on

Figure 1.
a: Connectors are not used
b: 9 connectors are used


line. The first two plots are very close to each other which is an indication that the distortion introduced by 9 connectors is negligible. Figure 3 displays the output to a square waveform with 3 ns trapezoidal rise time. Here, only the two cases of 0 and 9 connectors are ilotted and the two plots are almost indistinguishable. Figure 4 illustrates the system response to a random pattern. Again the plot for 9 connectors is indistinguishable from the one with 0 connectors. The plot for 99 connectors indicates a significant increase in signal distortion. Figure 5 illustrates the output rise time versus the input rise time. Plot a is obtained using the $30-70 \%$ definition while plot $b$ corresponds to the $\mathbf{2 0 - 8 0 \%}$ definition. Using plot b, 5 ns output rise time is measured when the input rise time is 3.5 ns , while if there were no connectors, the input rise time could be as high as $3.8 \mathrm{~ns}{ }^{(1)}$. This means that the appearance of 9 connectors on the line resiricts the input rise time by an extra amount of .3 ns which, of course, is small. However, in case of $10-90 \%$ definition the change in the input rise time is greater than 1 ns . This last observation is one of the many reasons why $10-90 \% \mathrm{spec}$ is not suitable for rise time definition.
3. Amplitude Loss

Figure 6 displays the amplitude loss versus the signal asymmetrNine connectors are assumed to be present. If Figure 6 is compared with a similar figure in Reference (1), about $1 \%$ increase in the amplitude loss becomes apparent. Plot a of figure 7 displays the line response to a 20 ns pulse while 9 connectors are present. Plot b shows the output if $25^{\circ}$ asymmetry is imposed on the pulse. The input rise time is 3 ns .

( 1 ) 30n117dWy
-I -


(a) 30ח1ITdWy

Figure 5.
a: 30-70\%
b: 20-80\%
9 Connectors on the line


3
mumen
4

( 1 ) 300117 dWH
4. Threshold Variation

Figure 8 displays the timing offset generated by the threshold variations. After comparing this figure to a simflar one in Reference (1), the following observation is made. The timing offset is not increased by the presence of 9 connectors when threshold variation is less than $10 \%$. For a variation between 10 and $25 \%$, the offset is increased by a small amount; this increase, however, is not large enough to be of any practical importance (less than .03 ns ).
5. Conclusion

This report is a continuation of the work done in Reference (1). The model utilized to represent 100 ft of RG142B cable introduces 2.7 dB amplitude loss at 50 MHz . It is shown that the addition of 9 connectors to the cable at 50 Mbps data rate increases the output degradation by a negligible amount. The threshold variations cause an unwanted time offset at the data reconstruction mechanism output. The following table shows the timing error for two extreme cases. The first case corresponds to a source putting out pulses with .5 volts as the lower level and 6.5 volts as the higher level. The second case coincides with a source putting out -.5 volts and 4.5 volts as two pulse levels. The normal situation is considered to be 0 and 5 volts for the two pulse levels with the threshold set at 2.5 volts. The table also contains the amplitude losses related to the sources under consideration.

Note that the threshold variation is computed in percent so that Figure 8 can always be used. for example, to compute the threshold variation for source 1, number 2.5 is subtracted from 3 (source average) and is divided by the high (6.5) and low (.5) voltage difference (6), and the result is multiplied by 100. Amplitude loss is also represented in
percent in Figure 6. To convert the amplitude loss to volts the number obtained from Figure 6 is divided by 100 and multiplied by the high and low voltage difference.

Table 1. Source Amplitude Variation (3 ns Input Rise Time).

| SOURCE | SOURCE <br> LEVELS <br> IN VOLTS | THRESHOLD <br> VARIATION | TIMING <br> OFFSET | OUTPUT AMPLITUDE LOSS <br> (20\% ASYMMETRY) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $.5-6.5$ | $17 \%$ | +.9 ns | .75 volts |
| 2 | $(-.5)-4.5$ | $10 \%$ | -.5 ns | .625 volts |

REFERENCES
[1] "RG142B Coax Cable Response to 50 Mbps Data Input," Lincum Technical Report No. TR-0380-0880, March, 1980.
[2] "SMA, SMB, SMC Coaxial Connectors and Cable Assemblies," SOCAPEX Catalog, Canoga Park, California, 1979, p. 2.
[3] S. Ramo, J. Whinnery and T. Van Duzer, Fields and Waves in Communication Electronics, John Wiley and Sons, New York, 1965, p. 350.
[4] M. Skolnik, Radar Handbook, McGraw-Hill Book Co., New York, 1970. p. 8-6.

LinCom
4.0 ANALYSIS OF MID-BIT CIRCUITRY

Introduction
The uncoded 2 to 50 Mops data must be corrected for asymmetry before being processed by the convolutional encoder in the Ku-band return link communication subsystem of Space Shuttle Orbiter [1]. This report describes the function of the asymmetry corrector hardware designed by tivizhes and also verifies its timing budget. The corrector circuitry is under construction at the present time and is approaching its final phase.

1. Timing Allocation

A total of 5.9 ns is allocated to three major causes of asymmetry:
a) Source asymmetry $T_{\mathrm{a}}$ defined as the difference between a 1 pulse and a 0 pulse width.
b) Data rise and fall time contribution due to amplitude loss $T_{b}$ defined as (20-80\% definition for rise time):

$$
T_{b}=\frac{(\text { Amplitude Loss }) \times(\text { Rise Time })}{100 \times .6}
$$

c) Sampling margin reduction due to error in amplitude threshold estimation $T_{c}$. Figure 1 , copied from Reference [2], can be used to compute this time; for $13 \%$ amplitude loss $T_{C}$ equals 1 ns . The three timing factors are computed for the worst case of 50 Mbps data 20 ns pulse width. The rise and fall time definition is $20-80 \%$ and the rise (and fall) time spec is 6 ns . Amplitude loss (because of the cable) is $13 \%$.

Using the above definitions, time $T_{b}$ is computed first.

$$
T_{b}=\frac{6 x .13}{.6}=1.3 \mathrm{~ns}
$$

Figure 1 can be used to determine $\boldsymbol{T}_{\mathbf{c}}$

$$
T_{c}=1 \mathrm{~ns}
$$

To determine the maximum allowable source asymmetry $A_{1} T_{a}$ must be computed first:

$$
T_{a}=5.9-T_{b}-T_{c}=3.6 \mathrm{~ns}
$$

Since the pulse width is 20 ns .

$$
A=\frac{3.6}{20} \times 100=18 \%
$$

For safety reasons $A$ is selected to be $16 \%$.
Table 1 summarizes all the contributing factors to loss in sampling margin. According to this teble the worst case (maximum) loss is 9 ns or 45\% ( $\frac{9 \times 100}{20}$ ). The mid-bit corrector hardware functions properly only if loss is below 50\%.

To correct for asymmetry a pair of complementary and symmetric clocks, $I$ and $Q$, are generated, and the data is sampled by the 1 clock at mid-bit points while the $Q$ clock is made to coincide with the rising edges of the data. Figure 2 illustrates the sampling method on a "10110" data sequence with 40\% asymmetry (loss in sampling margin). The method will work only if this asymetry is below $50 \%$. The concept illustrated in Figure 2 is utilized in asymetry corrector circuitry. The worst case sampling margin is 5\% or 1 ns .
2. Mid-Bit Corrector

The purpose of the Mid-Bit Corrector circuitry of Figure 3 is to generate two complementary clocks, called $I$ and $Q$, and to position them so that the leading edges of the O clock coincide with pcsitive-going data transitions, and the leading edges of the $I$ clock can be used to



Figure 2. Data Mid-Bit Sampling Using the I Clock.

reliably sampie incoming data. This process is accomplished by injecting a slowly varying dc voltage into the existing phase-lock-loup's voltage control amplifier to adjust the phase of the VCO output relative to data transitions.

The phase-correcting voltage is generated by a six-bit digital-toanalog ( $D / A$ ) converter. This allows the clock to be phased with respect to the data with a precision of one part in 64 (six-bit resolution). This precision is equivalent to 5.6 degrees (360/64).

The principal components of the corrector circuitry are the phase-lock-loop components (phase-frequency detector, amplifier, voltagecontrolled oscillator (VCO), and divide-by-two flip-flop); the six-bit D/A converter; a modulo-64 up/down counter; and logic to detect clock/data skew.

The voltage level out of the D/A converter is controlled by the state of the modulo-64 up/down counter. The counter is clocked by a 1.0 KHz clock, but it is prevented from being incremented at more than a 2.0 millisecond rate by external logic. This timing, shown in Figure 4, allows the phase-lock-loop to settle from a $D / A$ voltage change for one millisecond before the next clock/data phase comparison is permitted. The logic works as follows:

The counter will be incremented by alternate 1.0 KHz clocks if a positive-going data transition has occurred during the previous one millisecond time period, which is indicated by the true state of the counter enable flip-flop. During the one miliisecond period after each counter update, the counter enable flip-flop is held reset by an exclusive- OR gate that detects that the counter's leads significant bit (LSB) has just changed. As shown, the LSB output is delayed for one



Figure 5. Counter Enable Flip-Flop State Diagram.

$\mathcal{L i n}^{2} C_{o m}$

FDQ will change a half bit time after FDI. This phasing of FDO and FDI is compared in the Up/down AND gate. A logic zero at $Q$ clock time calls for a clock phase advance; a logic one, a phase delay.

The sta.e of the up/down gate at Q clock time is monitored by flip-flop Fl., When a positive transition is detected by the counter enable flip-flop, the latest up/down gate information will be stored in FHQ and preserved against subsequent cinanges by the counter enable flip-flop outrat state which changes at $Q$ clock time. The true state of the counter enable flip-flop allows the up/down counter to be incremented by the next 1.0 KHz clock; the state of FHQ controls whether the count is advanced or retarded.

After the loop achieves the correct clock/data phasing, the counter will alternate between an up command and a down command on successive updates. When a new set of clock and data channels is selected, a maximum of 31 new counts could conceivably be required by the counter before proper phasing is achieved. If data transitions occur as often as two in any one-millisecond time period, the loop will acquire proper phasing within 62 millisecond when 31 counts a:e required.

Data sampled by flip-flop FDI will be used by the Convolutional Encoder logic. For mid-bit sampling of this data, the $Q$ clock will be supplied, along with the $\times 2$ clock.

To reduce power and parts count, only that portion of the mid-bit corrector circuitry that must operate at megahertz frequencies has been implemented by ECL parts. The low-speed up/down counter, for example, will be mechanized by low-power TTL circuits, with level shifters being used between different logic levels.

## 3. Threshold Estimation and the Data Receiver

The purpose of the circuit at the upper left corner of figure 7 is to reconstruct sharp bit pulses from degraded input waveform. Figure 8 displays a $P N$ sequence after traveling through 100 ft of coaxial cable. To recover the original pulse shape, it is necessary to establish a threshold to differentiate between the zeros and the ones of the sequence. To generate the proper threshold, the circuit detects the high and the low peaks of the waveform and forms the average of these two quantities. The . 1 F capacitor preceded by a diode responds quickly to the proper peak and obtains the peak value. The buffer saves the peak voltage for at least 1 ms . When a new source is selected the high peak might drop as much as 2 volts (Table 2). The circuit is relatively slow in responding to sudden high peak drops; according to Mr. Pfiffner of Hughes it takes the circuit 350 ms to respond to a drop of 2 volts. This observation is illustrated in Figure 9.

Assuming an RC model, the time constant of this circuit can be computed as follows. Again, observing that 350 ms is needed to drop from 6.5 to 4.5 volts and calling the time constant $\tau$

$$
\frac{6.5}{4.5}=e^{.35 / \tau}
$$

or $t=1$. With such a high rime constant, the voltage change in 1 ms is negligible.
4. Talse Lock

In the transient period of frequency acquisition, the phase-locked loop tracking the input clock in the asymmetry corrector may false lock if the dc voltage injected into the voltage-controlled amplifier is



Table 2. Source High and Low Peaks


Figure 9. High Peak Detection When Souce Amplitude Drons 2 Volts. The Equivalent RC Circuit Time Constant $=1$.

AMPLIFIER/ FREQUENCY
$T_{1}=30 \times 10^{-6}$
$T_{2}=3 \times 10^{-4}$


Figure 10a. Phase-Locked Loop.


Figure 10b. Frequency Detector Characteristic. $\varphi \neq 0$


Figure 10c. Phase Detector Characteristic.

$$
\begin{array}{ll}
\ddot{\varphi}+\frac{K_{F} K_{V}}{N T_{2}}=0 & \varphi>0  \tag{1}\\
\ddot{\varphi}-\frac{K_{F} K_{V}}{N T_{2}}=0 & \varphi<0
\end{array}
$$

where $\varphi$ is the (nonzero) phase error $\theta_{1}-\theta_{2} / N, K_{F}$ is a constant in volts that depends on the frequency detector, $K_{V}$ is the VCC gain, $T$ is a constant parameter of the loop filter, and $N$ is equal to 2. Assumeing the initial phase is ${ }_{0}$ and initial frequency offset is $\Delta \omega / 2 \pi$, the first (or second) equation in (1) can be used to determine $\varphi(t)$.

$$
\begin{equation*}
\varphi(t)=\theta_{0}+\left(\Delta \omega-\frac{K_{F} K_{V}^{\top} 1}{2 T_{2}}\right) t-\frac{K_{F} K_{V}}{4 T_{2}} t^{2} \quad \varphi>0 \tag{2}
\end{equation*}
$$

The frequency acquisition time $T_{a c q}$ can be computed by setting the derivative of $\varphi(t)$ equal to zero.

$$
\begin{equation*}
\varphi(t)=\Delta \omega-\frac{K_{F} K_{V} T_{1}}{2 T_{2}}-\frac{K_{F} K_{V}}{2 T_{2}} T_{a c q}=0 \tag{3}
\end{equation*}
$$

Thus

$$
\begin{equation*}
T_{a c q}=\frac{\Delta \omega-\frac{K_{F} K_{V} T_{1}}{2 T_{2}}}{\frac{K_{F} K_{V}}{2 T_{2}}} \tag{4}
\end{equation*}
$$

Since $K_{F} K_{V} \top_{1} / T_{2}$ is small, equation (4) can be simplified to

$$
\begin{equation*}
T_{a c q}=\frac{\Delta \omega}{K_{F} K_{V}} \frac{2 T_{2}}{K_{2}} \tag{5}
\end{equation*}
$$

Consulting Motorola MC12040 and MC1658 data sheets, typical values of $K_{F}$ and $K_{V}$ can be found.

$$
\begin{aligned}
& K_{F}=.35 \text { volts } \\
& K_{V}=45 \times 2 \times 10^{6} \mathrm{rad} / \mathrm{s} / \mathrm{v} \\
& \frac{K_{F} K_{V}}{2 T_{2}}=16.5 \times 10^{10}
\end{aligned}
$$

Figure 11 illustrates $f(t)$ for maximum frequency offset of 50 MHz . $T_{a c q}$ can be computed either using equation (5) or Figure 11. The computed value for $T_{\text {acq }}$ is approximately 1.9 ms . Thus, frequency acquisition occurs in a relatively short time.

### 5.2 Phase Acquisition Time

The linear characteristic function of the phase detector is illustrated in Figure 10 c , and the linear loop equation is

$$
\begin{equation*}
\ddot{\varphi}+\frac{K_{\phi} K_{V} T_{1}}{2 T_{2}} \ddot{\varphi}+\frac{K_{\varphi} K_{V}}{T_{2}}=0 \tag{7}
\end{equation*}
$$

where $K_{\varphi}$ is the phase detector gain in volts/rad. Defining $\omega_{n}=\sqrt{K_{\varphi} K_{V} / 27_{2}}$ and $\zeta=\omega_{n} \frac{T_{1}}{2}$, equation (7) simplifies to

$$
\begin{equation*}
\ddot{\varphi}+2 \omega_{n} \zeta \ddot{\phi}+\omega_{n}^{2}=0 \tag{8}
\end{equation*}
$$

Assuming $K_{\varphi}=. l l l$ v/rad and using the data given earlier in this section, $\omega_{n}$ and $\xi$ can be computed:

$$
\begin{aligned}
\omega_{n} & =2.29 \times 10^{5} \\
\zeta & =3.44
\end{aligned}
$$

Solving the second order differential equation (8):


Figure 11. Phase Error $\varphi(t)$ Due to a Step in Frequency $(\Delta \omega / 2 \pi) ; \Delta \omega=2 \pi \times 50 \times 10^{6}$

# $$
\begin{equation*} \varphi(t)=c_{1} e^{-.344 t \times 10^{5}}+c_{2} e^{-15.4 t \times 10^{5}} \tag{9} \end{equation*}
$$ 

where $c_{1}$ and $c_{2}$ depend on the initial conditions:

$$
\begin{aligned}
& \varphi(0)=\theta_{0} \\
& \varphi(0)=\Delta \omega-2 \omega_{n} 5 \theta_{0}
\end{aligned}
$$

Figure 12 illustrates $q(t)$ as a function of $\omega_{n} t$. From this figure one can conclude that phase is acquired in less than 1 ms . For example if $\Delta \omega=0$, the phase $\varphi(\mathrm{t})$ beomces less than .5 degree in just .1 ms .

After the clock frequency and phase are acquired, the modulo 64 counter will function as a slow phase corrector to synchronize the $Q$ clock with the data. The counter assumes one out of 64 possible states, and the rate of change is 2 ms . Since a maximum of 31 counts are required to acquire a korst case initial phase error of $180^{\circ}$, the loop will achieve proper phasing within 62 ms (assuming at least two data transitious per millisecond).

### 5.3 Total Acquisition Time

Table 3 summarizes all the timing factors involved in acquiring a new set of data/clock input.

|  | Max Time Requirement in MS |
| :--- | :---: |
| Threshold Estimation | 350 |
| No-In-Lock Detection | 2 |
| Frequency Acquisition | 2 |
| Phase Acquisition | 1 |
| Clock and Data Sync | 62 |

Table 3.


REFERENCES

1. R. Cager, D. LaFlame, L. Parode, "Orbiter Ku-Band Integrated Radar and Communications Subsystem," IEEE Trans. Comm., Vol. COM-26, pp. 1604-1519, Now. 1978.
2. "RG1A2B Coax Cable Response to 50 Mbps Data Input," LinCom Corporation Technical Report No. TR-3080-0880, March 1980.
3. "RG142B Cable Response to 50 Mbps Data Stream in the Presence of Coaxial Connectors," LinCom Corporation Technical Report No. TR-0480-0880, April 1980.

GPS-80-CMC-2

## LINCOM MEMO

To: Don Pusch
Date: June 9, 1980
From: C. M. Chie and W. C. Lindsey
Subject: GPS Constellation Conference at SAMSO, June 5, 1980
cC: J. MacLeod, B. Batson, J. Johnson, W. Teasdale

## Abstract

The purpose of the GPS Constellation Conference is to address the budget-driven program change to reduce the number of satellites from 24 to 18 in the GPS network. Its impact on the Space Shuttle program in terms of Shuttle mission schedules and Shuttle naviqation via GPS are summarized.

## Current GPS Status

The conversion of the GPS program from concept validation to full scale engineering development was approved by DESARK ll in 24 June 1979. Two user set contracts were awarded to Magnavox and Rockwell Collins from which one will be selected. Another contract was awarded to Rockwell International last summer for satellite replenishment. The control segment contract will be awarded in September of this year. Currently there are six space vehicles (SV) on orbit and 4 of them are functioning up to specification while the two earlier ones have clock problems.

Last Christmas, a reduction from 24 to 18 SV in the GPS network was directed by OSD as a result of budget cuts. The decision from 24 to 18 is strictly a cost-saving measure and OSD was aware that a constellation of 18 SV is neither optimal nor desirable to supnort civilian and military requirements.

1 ITinCom $\quad$ Shuttle Launch Schedules
All 18 SV will be launched by the Space Shuttle either during shared and/or dedicated missions. This will occur during the time-frame from late 1984/early 1985 to 1987. In 1987, GPS will be fully operational. Each launch will carry 2 to 3 satellites depending on the constellation selected and whether the Shuttle is shared.

Shuttle Navigation via GPS
The plan now is to keep 5 functional SV until 1984 when the first Shuttle launch is scheduled. The new SV will be added in such a fashion so as to optimize world-wide coverage percentage. The ultimate goal is to select a satellite constellation that allows and maximizes 3-D continuous worldwide coverage when GPS is fully operational. A degradation of performance in the form of isolated "outage" pockets where the navigation accuracy is unacceptable is anticipated from the reduction of the number of satellites (see next section for more detail). For a number of users the exact location of these pockets is more important than the total percentage of world-wide coverage. For example, the Space Shuttle may need GPS navigation most during deployment and reentry near Florida, California and Texas. As a result, the Shuttle program may want to have an input to the determination process of placing these pockets or to change the criterion of optimization in selecting the satellite constellation.

Impact on Navigation Accuracy
The 18 SV constellation is expected to provide degraded performance relative to the original 24 SV network proposed. During certain tie periods in isolated geographical regions, outages of cns receivers de experienced. By outage is meant that the $3-01$ range error exceeds 70
meters assuming a 1-D lo range error of 7 meters (P-code used) and 10 degree elevation mask angle. The nominal ln value is $\mathbf{1 6}$ meters. In the 3 orbit $\times 0$ SV constellation studied by Aerospace Corporation, these outages last for about one hour 3 times a day in four major isolated areas on the oceans. Each area is a little over the size of CONUS.

If an altimeter is available with lo accuracy of 30 meters, the outage areas can be drastically reduced due to an improvement in measurement accuracy.

As an example, the following chart was shown:

| Altitude Error | Accuracy |  |
| :---: | :---: | :---: |
|  | $3 D$ | 20 |
| 300 M | 335 M | 148 M |
| 30 M | 36 M | 21 M |

The altitude error is the 10 error of an altimeter. With an error of 300:i, the 3-dimensional position error is 335 neter and the 2-dimensional position is 148 meter for the worst case outage reqion. The accuracy is reduced significantly if a better altimeter is used.

Two other constellations are also studied: 18 orbit "rosette" (Philco Ford) and 6 orbitx 3 SV (STI). Similar outac̣e naterns can be observed although the areas affected are much smaller and scattered. It appears that the 6 orbit $\times 3$ SV consteliation offers the best performo .ie found so far. As a simple comperison the following chart was shown:


Since 4 satellites are required for a normal position fix, the $6 \times 3$ configuration appears to achieve the best worst-case performance with a 10 degree elevation mask.

At this point, the ongoing studies for optimal constellation selection are driven by minimizing the percentage of outage areas on a world-wide scale. It appears that by modifying the orbics, these outage areas can be moved around.

Unclassified charts presented will be available to LillCon shortly and any pertinent data will be torward to JSC as soon as possible.

LinCom Corporation

To: Jim Pawlowski
dNTEROEFICE MEMORANDUM
Date: November 4, 1980
From: C. M. Chie
cc: Bart Batson, Don Pusch, Jack Johnson, Ann Sullivan

Subject: GPS Timing Structure and Typical Acquisition Sequence

Summary
This mento summarizes the $t$ iming structure of the received GPS signal arid is simplified to highlight its impact on the normal acquisition procedure and time-to-first-fix (TTFF). In particular. the handover procedure from C/A-code to P-code is addressed. 1.0 GPS Signal Structure for Time Peference

A simplified GPS signal timing diagram is shown in Figure 1 . All the information about the particular broadcastinn satellite and the almanac of the GPS consteliation are packaced in a 30 sec frame of data. The data frame is repeated every 30 secs starting from the end/start of the week (midnight Saturday night - Sunday murnina). The data frame is divided into 5 subframes of 6 seconds each. In the beginning nf each subfrine there are a telemetry word (TLM) and a handover word (HOW) to help facilitate the transfer from C/A code to P-coce. The TIII data slot contains a preamble and a telemetry messane. The preantle is used to resolve the phase ambiquity involved with supnressed carrier tracking of the navigation message data which is NRZ coded. The row slot contains the truncated 2 count which is the tine (the of weet) of the leading edge of the next subframe. The suberame in is used to indicate the kind of information contained in the data block.

The 50 bps data is modulo 2 added (XOR) to the P-code (I carrier channel) and to the C/A code ( $Q$ carrier channel). The $P$-code is a composite code consisting of $x_{1}$ and $x_{2}$. The period of $x_{1}$ is $15,345,000$ chips long and spans 1.5 second. The all "1"'s epoch is linea un with the leading edge of the data subframe as well as the C/A code. The C/A code is 1023 chips long and spars 1 msec.

### 2.0 Normal Acquisition Sequence

In the normal acquisition sequence, the receiver first tracks the C/A code. Using the code epoch, it can detemine the emitter's time to within an ambiguity of 1 msec . The receiver then proceeds to demodulate the data. Two pieces of information are sought at this point: the $Z$-count and tne epoch of the next subframe leading edge. This infomation is used to set the local P-code generator so that it Can be started at the same code phase as the incoming $P$-code at the upcoming subframe leading edye. This is possible since the $x$, epoch of the $P$-code, the $C / A$ code, and the leading edge of the subframe all occur at the same instant. Note that if the receiver's clock is accurate to 1.5 secs, the $Z$-count can be generated internally by the recfiver. A detailed acquisition sequence is typically as follows:

1. C/A Code Loop Acquisitior, and Track
a) Start $\mathrm{C} / \mathrm{A}$ code search.
b) $\quad$ //A code loop pull in and track.
2. Data Demodulation
c) AFC Dull in.
d) Costas loop pull in.
e) Bit sync pull in and track.
f) Ambiquity resolution and subfrane sunc (maxinur i
subfrane $=6$ sec afier previous step. the Pacode, the C/A code, and the leadin edge of the subfrane all
3. P-Code Handover
g) Obtain $Z$ count and align local P-code phase. Continue to demodulate data (need subframe 1, 2, and 3 to obtain clock error model, satellite ephemeris; need subframe 4 and 5 for message and alamanac).
h) P-code acquisition and track.
i) Pseudo range and delta range measurement and initiates navigation software.
3.0 Notes

The range delay between a GPS emitter to a ground user and a second GPS emitter to the same user can be as high as 0.02 sec . The arrival epochs of the signais from three different emitters is depicted in Figure 2. Hence the HOW from one emitter cannot be used to pinpoint the $1.5 \mathrm{sec} P$-code epoch of another emitter which is lined up with the leading edge of the subframe of that particular emitter.



$$
\begin{aligned}
\tau_{i j}= & \text { DIFFERENTIAL RANGE DELAY BETHEEN } \\
& \text { EHITTER } i \text { AND EMITTER } j \text { TO THE } \\
& \text { USER }
\end{aligned}
$$

Figure 2. Arriving Epochs from Different Emitters.

PROPOSED SPEC CHANGE
3.2.1.2.3.1 Normal Acquisition/State 1. In this state the R/PA shall acquire and track the NAVSTAR C/A signal aided by range and doppler estimates computed in the R/PA. When the handover word (HOW) is recovered from the 50 bps data stream the R/PA shall acquire and
$\square$ track the $P$ signal. The R/PA shall track the carrier and demodulate data from the carrier. Pseudo and delta range measurements shall be made to full precision.
3.2.1.2.3.2 Direct Acquisition/State 2. In this state, the R/PA shall acquire the $P$ signal without first acquiring its associated C/A signal. P code phase and frequency estimates for the acquisition shall be derived from almanac or current ephemeris data, present position and velocity estimates, and a precise input of Coordinated Universal Time (UTC). Direct $P$ code acquisition shall be used to reacquire transmitters due to constellation revision and to improve anti-jamming margin when necessary.

Date: January 19, 1981

## LinCom Corporation

From: C. M. Chie

To: Dr. Jim Pawlowski
Subiect: Magnavox PDR Review and NTC Highlights
cc: John MacLeod, Jack Johnson, Killiam Teasdale, Ann Sullivan $\mathrm{F}=$

This memo serves to document a preliminary review of the Magnavox GPS Phase II PDR. Since the two-channel set is functionally similar to the Shuttle GPS R/PA baseline, some effort was spent on interpreting and understanding the TTFF procedure for the two-channel set and the results are docuriented. In a forthcoming memo, we plan to compare the difference in TTFF definitions used by Phase II set and the Shuttle GPS R/PA Spec.

During NTC, a paper was presented by Hewlett Packard (HP) for a low cost receiver. Judging from its schedule (approximately one year) and simple mechanization, it appears to be a viable candidate for the JSC GPS breadboard development program. Even though the receiver is rather unsophisticated, it does provides an opportunity to familiarize oneself with the operational aspects of using the GPS navigation signals. Preliminary Review of the Magnavox GPS Phase II PDR

Based on the PDR notes (taken by Dr. Jim Pawlowski and Howard de Vezin), here are some comments of an overview nature:

- It appears that the design is geared towards operation in a high jarming environment.
- The concept of modularity/commality is being stressed in order to tailor the set configuration to various host vehicle
requirenents by simply assembling the receiver from common modules. This concept also permits major LSI development for conmon hardware components such as User Time Clock (UTC) and coders, etc.
- The significant improvements on the Phase Il sets are on the operational aspects rather than functional aspects. For example, the following functions are highlighted:
- Autonatic Fault Isolation (AFI)
- Alert and Status Display
- Self Test Capabilities
- In terms of receiver hardware realization, the five channel set is basically an $X$ set; the one- and two-channel sets are based on the Z-set/Manpack concept.
- More attention is devoted to the interface requriements between the receiver and the host vehicle system for navigation aiding.
- It appears that the five-channel set can be adapted easily to meet the Shuttle GPS R/PA specifications in terms of dynamics and TTFF. Dual Channel Acquisition Sequence

The nomal acquisition sequence for a dual channel set in motion is depicted in Figure 1. The first half of the acquisiton sequence is devoted to acquiring the $C / A$ code. The second half operates on the F code. After initialization, the first satellite signal is acquired using coordinated code search with the two avallable channels. Since the time uncertainty is specified to be $205(10)$, the sequential code search is perfurnied uniformly over the $1023 \mathrm{C} / \mathrm{A}$ code chins. Once the code signal is acquired in one chamel (say channel 1 as in the figure), the receiver continues to perform:

- Code Loop Pull-in
- AFC to Center the Costas Loop
- Costas Loop Pull-In
- Bit Synchronization to Line Up the Bit Edge
- Resolving the Ambiguity Inherent in the Bit Sync from the TLM Word

The receiver then proceeds to demodulate the 10 W and sets the user time using the HOW. (Notice that the GPS time can be determined from the HOW to within the range uncertainty between the user and the satellite which is in the order of 35 Km (10) or $120 \mathrm{C} / \mathrm{A}$ chips. Once the user time is set, the receiver can then change to a Gaussian 30 search to acquire the remaining satellites. The Gaussian search is much more efficient timewise and amount to substantial TTFF savings.) Channel 1 then continues to *ake pseudo range and delta range measurements. It then filters these measurements and prepositions the VCO for the code signal from the third satellite.

Once the first channel verified the presence of the code signal, the receiver on the other channel (Channel 2) starts the uniform search for the second satellite. If the first channel can read the HOW and set the user time before the acquisition of the second satellite in Channel 2, the second channel will switch to the Gaussian search mode. The receivers continuc to acquire and measure the rest of the signals as indicated in the figure. Before switching tu tracking the r -code, the set reacquires the satellite signals again to conpensate for any untracked notions between the user and the satellites during the gap between the channel sequence. After the $C / A$ to $P$ code handover is completed, the set proceeds to calibrate out the differential hartware delays between the $i$ wo channels (including $L_{1}$ and $L_{2}$ frequencies). This
can be done by tracking the same satellite signal using both channels. The set then proceeds to demodulate ephemerides data from the soiellite signals. First of all, it must wait for the frame sync and starts collecting data from the first two satellites Juring subfranes $1,2,3$ $(18 \mathrm{sec})$. During su' 'rames 4,5 , the set reacquires the remaining satellite signals and collects data when the next frame sync comes up. The set then makes the ionospheric measurement and starts the sequential tracking (or dwell). After one cycle of the sequential track, the first fix is available.

The total Tine-to-Firs:-Fix TTFF is 203.1 sec for a set in motion. Notice that 60 sec is devoted to ephemerides collection, a maximun of 30 sec can be wasted for waiting for frame sync (FS), and there is a maximum of 6 sec to wait for the TLM word to resolve the bit sync ambiguity for each signal.

Low Cost GPS Receiver by Hi'
The low cost CPS receiver built and tested by $4 P$ was designed to neet the requirements of land navigation with limited mobility (i.e., $s^{*}$ ationary or up io 60 mph$)$. It was initiated in 1977 and built and tested successfully in 1978. Apparently, two engineers were involved (level of support?). The if receiver is a sequential one-channel set using $C / A$ code on the $L_{1}$ carrier. The test results showed an acciracy of 20 neters. A $2-80$ microcomputer is used cor receiver control while the navigation computations are performed on an 4p9835 des'. :of calculater (see fig. 2). The mavigation solution for the ;osition wat clock bias is computed iteratively. To atterpt is made t. soon hat consecutively fixts with halman fitering. Yence, the comutations involved are basically for solving a foar-dimensional nonlinear
Figure 1. Dual Channel Acquisition Sequences for Moving GPS Receivers.



[^0]DW - Ephemeris Data from Satellite 1 (18s) RH - Reacquire Satellite (12s) ST - Ionospheric Measurement ST - Sequential Track


Figure 2. Block Diagram of the GPS Receiver.

INTEROFFICE MEMORANDUM GPS-81-CMC-2
Date: February 17, 1981

## LinCom Corporation

From: C. M. Chie

To: Dr. Jim Pawlowski

## Subject Bit Synchronization and ilessage Demodulation for GPS S'gnal

$\qquad$

Surimiary
A hardware and a software method for obtaining bit and subframe synchrenization are described in this memo. It appears that the hardware method is nore ajpropriate for the GPS breadhoard development program.

## GPS Mess age Tining Structure

Figure 1 shows the timing structure of the received GPS message. The message is structured to facilitate data dem... lation. The important feature is that the C/A code epochs (and P-code epochs) are coherent with the data bit boundary and each data bit is equal to 20 conplete C/A code periods. Each subfrane starts with a preamble word (10001011) whose purpose is two-fold: (a) to signal the start of a subframe and (b) to provide a means to check the polarity of the demodulated data.

In this re:ro, we assurle the code loop is in lock, i.e., the C/A Code epochy tre available. Before we proceed to demodulate the .6.4.4 naiga. ectly, we ast resolve the following antiguty condition:
(a) code epoch ambiguity - determine which one of the 20 code epochs is coherent with the bit clock.
(b) data bit inversion ambiguity - determine whether the deriodulated bit has been inverted.
(c) subframe ambiguity - determine which bit is the start of a subframe.

The first ambiguity condition is resolved by means of a bit sync circuit (or procedure). The second and third ambiguity conditions are resolyed by the prearible word.

Typical Bit and Subfrane Synchronization - Hardware Mpproach
A hardware approach for bit and subframe synchronization procedure for resolving the anbiguity conditions described in the last paragraph is excmplified by the techniques used in the Stanford Telecommunications Inc. (ST:) Geodetic System Receiver. Figure 2 shows the circuit for C/A bit: sync and deta detection and figure 3 shows the subframe sync procedure.

T' a bit sjuc circuit operates by checking for data transitions arowd each epoch ( $2 C$ possible epochs per bit). There ire 20 accurnulators keeping track of the transitions scored by a particular epoch. After one of the accumulators fills up to $2^{6}=64$ counts, the asscibated eyoch is deciared to be the data hit boundary and the data cloci is set accordingly. The data clock is used to provide the tining for the 20 milisecond integrate and durp circuit for the data detector.

In urder to simplify hardware, the possinle data transiton is
teter minet by looting at portions of $1 / 20$ bit as shown. The transtion detector shown in rigare 2 can be a simple comparator. Notice that since only $1 / 20$ of 3 bit is integrated, the signal-to-noise ratio
degrades by 13 dB . To compensate for this degradation, the accumulators are used. The signal-to-noise ratio improvement is proportional to the number of transitions observed before declaring "lock". Further analysis is necessary to deterinine the appropriate accumulator size for a paricicular operational requirement.

In Figure 3, the navigation data from the data detector cutput of the previous figure is resolved by matching the data stream with the preanhle pattern. Once a match is found the data is inverted accordingly and subfrane sync is declared. The HOW is then demodulated and used to set the local receiver time.

Typical Bit and Subframe Synchronization. Software Approach
A software approach for bit and subframe sync is typified by the Magnavox x-set. The principle of operation is very similar to the hardware dipruach. Excerpts enclosed describing the procedure are from an Air furce Pe;ort SAMSO TR77-102 Vol I entitled A Functional Description of the ilavstar GPS Receiver Model $X$. Note that the software approach is appropriate here because the $x$-set is a digital receiver and the 1 insec, $1 / 20$ Dit samples are readily available from the carrier channel output.



fig. 3. SUBFRAME SYNC AND HON TIMING BLOCK DIAGRNM

A FUNCTIONAL DESCRIPTION OF THE NAVSTAR GPS RECEIVER MODEL $X$

FINAL REPORT FOR
SAMSO CONTRACT F04701-75-C-0212
VOLUME I
by
William M. Stonestreat
26 April 1976
Revised Februery 1977

The Charles Stark Draper Laboratory, Inc.
Cambridge. Massachusetts 02139

DISTRIBUTION STATEIENT-A
Approved for public release, distribution
unlimited

## Section 11. Data-Bit Synchronization

After Costas lock has been achieved the receiver synchronizes the user-time clock to the incoming data bits. The NDLL is tracking the C/A code which is synchronized to the data-bit transitions. However the C/A code repeats every one millisecond whereas data-bit transitions occur less frequently, every twenty milliseconds. Thus using only information from the NDLL, the receiver can accurately locate the data-bit transitions within a one-millisecond interval but is unable to determine which of twenty possible one-millisecond intervals in which the data-bit transition occurs. A histogram of the sum of the sign reversals of the inphase samples of the received signal in each of twenty one-millisecond time intervals is used to resolve this ambiguity. One second of inphase samples (or equivalently fifty data bits) is used to form the histogram. The sum of the sign reversals in the one-millisecond interval which coincides with the data-bit transition must be larger than the sum in any other one-millisecond interval by at least ten sign reversals. When this is true, data-bit synchronization is declared. When data-bit synchronization has been declarel the user-time clock is appropriately advanced or delayed to coincide with the data-bit transition. Then the integrate-and-dump interval is set to four milliseconds. The receiver then enters the data-frame synchronization mode.

If at any time during the data-bit synchronization process Costas lock is lost, the procedure starts over. This prevents cycle skipping from being interpreted as data-bit transitions.

A flow diagram of the data-bit synchronization process is shown in Figure 24.


1 fuare 24. X-Set Data-Bic Synchronization procedure From References [1,3]

After data-bit synchronization the receiver must be synchronized to the data frame being transmitted. A flow diagram of the data-frame synchronization process is snown in Figure 25. The process controller demodulates the data bits and compares them with the synchronization bits (preamble) of the telemetry word and their logical inverse. (The telemetry word is uriformily distributed in the data frame and occurs every six seconds). When the preamble or its logical inverse is detected the remaining bits in the telemetry word are demodulated and a parity check is performed. If a parity error is detected, the process starts over. If not, the handover word is demodulated and a parity check is made on it. As before, if a parity error is detected the process restarts. If not, the current subframe is identified, the pseudo-range and user-time clock are set, and tentative data-frame synchronization is declared. The remaining data until the next handcver word is demodulated, and a parity check is performed. If the z-count (system time) of the next handover word differs from the previous $z$-count by more than one, data-frame synchronization is cancelled and the procedure is restarted. If the difference is exactly one, data-bit and data-frame synchronization are performed for the other channels that are Costas locked. Then the pseudo-ranges of the channels are compared. If any of them differ by more than 21 ms , data-frame synchronization is cancelled and the process is restarted. However, if the differences are less than 21 mis, data-frame synchronization is declared.

The comparison of pseudo-ranges is a reasonability test. Twentyone milliseconds of the C/A code corresponds to approximately 4000 miles. The maximum pseudo-range difference will exist when one of the satellites is directly overhead and one near the horizon. There is approximately 4000 miles pseudo-range difference betweon a satellite directly overhead and one $15^{\circ}$ above the horizon. Normally satellites with elevation angles lower than $15^{\circ}$ above the horizon will not be used for navigation. Thus, if the pseudo-range difference is greater than 4000 miles the user-time clock has probably been incorrectly set ard the data-frame synchronization process (which sets the user-time rlock) is repeated.

Figure 25. X-Set Data Frame Synchronization From Reference \{3]


Figure 25. X-Set Data Frame Synchrunization (Continued) From Reference [3]
Figure 25.


LinCom Corporation

INTEROFFICE MEMORANDUM
GPS-81-CMC-3
Date: April 8, 1981
From: C. M. Chie

To: Dr. Jim Pawlowshi
Subject: Considerations for Testing GPS Receivers Using a Single GPS Signal Simulator cc: John MacLeod, Jack Johnson
Sumnary
The attached package of - stes sumnarizes a preliminary
investigation of the problems and options associated with testing the
GPS receiver. In particular, the emphasis is on testing the GPS
receiver when only one simulated emitter signal (out of a total of a
complete set of four) is available. The first part of the package is a
general description of the ideal test configuration and the basic system
and subsystem tests required to determine receiver performance.
The iaplications of testing with a nonideal configuration, for
example, with 1 satellite simulator, are then considered. Special
atte:ition is devoted to the 2-channel sequential set (present JSC
baseline). Supplementary tests that can be performed independent of the
simulator signals are also highlighted.
Additional Corments
The naterial was discussed over the phone with Dr. Jin Pawlowski on
March 25, 1981. At that time several additional coments were made.
The following is a surinary. (Itens 1 and 2 were discussed while going
tirough ways to fool a one channel sequential set.)
(1) In order to reduce the interface requirement of the R/PA with the outside world, it was suggested that the simulator be programmed to switch enitter signals independently at approximately the same time as the R/PA. Figure 1 demonstrates the potential difficulties.
(2) Another scherie for synchronizing the R/PA and the simulator is through an external timing source, i.e.,


This requires the R/PA to accept external sequencing controls.
(3) The R/PA design may want to incorporate sume sc.t of "data" testing capabilities (i.e., provide test access points to the right of the dashed line in the R/PA functional block diagram in the package.) The advantage is that the digital/computational/ control portion of the R/PA can be checked out more rapidly and independent of the RF section.
(4) Consider R/PA procedures for entering into, staying in and recovering fron a blackout.
(5) Consider R/PA procedures when less than 4 emitters are visib?e.
(6) Provide canability for the R/PA to track a single satellite continuously for testing purpose. Consider P/PA tes: access points and externally controllable functions based on selected testing philosophy in the next round of spec revision.


Fiqure 1. Timing Diaqram for R/PA and Simulator.


## GPS RECEIVER TESTING CONSIDERATIONS

* TYPES OF RECEIVERS
- 1 CHANNEL (SEQUENTIAL)
- 2 Channel (SEquential)
- 5 CHANNELS (PARALLEL)
- SATELlite simulator availability
- 4 SIMULATORS
- 1 simulator

0 SIMULATOR/RECEIVER INTERFACE REQUIREMENTS

- dependos or. above
- impact on receiver desigir k.r.t. test access POINTS AND RECEIVER CONTROL
- "FIELD" TESTS
- tests performed witth actual saiellite sig:als


FOR COMPLETE TESTING OF R/PA

## SYSTEM LEVEL TESTS

- SATELLITE SELECTION
- TIME-TO-FIRST-FIX
- R/PA ACCURACY
- PSEUDO-RANGE
- RANGE-RATE
- NAVIGATION ACCURACY

SUBSYSTEM LEVEL TESTS

- RECEIVER HARDWARE
- CODE LOOP
- ACQUISITION
- tRACKING
- CARRIER LOOP
- ACQUISITION
- TRACKING
- BIT SYNCHRONIZER
- frame synchronizer
- coders
- USER Time CLOCK
- RECEIVER CONIROL
- ACOUISITION
- channel sequencing
- FREQLENCY PREPOSITIONING
- CODE PREPOSITIONING
- CONSTELLATIOA REVISION
- RiAVIGATION SOHTWARE
- FOSITION FIXES
- TIME FIXES

IMPACTS ON TESTING CAPABILITIES
WITH ONE SIMULATOR AVAILABLE

- ONE CHANNEL SEQUENTIAL
- FULL-SCALE TESTING POSSIBLE PROVIDED INTERFACE REQUIREMENTS ARE MET
- TWO-CHANNEL SEQUENTIAL
- PARTIAL TESTING ONLY
- FULL-SCALE TESTING POSSIBLE WITH 2 SIMULATORS
- 5 CHANHEL PARALLEL
- PARTIAL TESTING ONLY

SEQUENTIAL ONE-CHANNEL SET INTERFACE REOUIREMENTS


- T is the transition time renuired to preposition the irequency and code for a second emitter
- S IS THE SWITCHING TIME REOUIRED TO CHANGE FROM ONE EMITTER SIGNAL TO ANOTHER
- D IS THE TIME DELAY REQUired to RELAY THE Shiltching OF R/PA TO SIMULATOR
- IF D+S $<T$, THE R/PA IS COMPLETELY FOOLED BY ONE SIMULATOR
- CANNOT FOOL R/PA COMPLETELY
- TYPICAL SEQUENCING

| CHANNEL 1 | SAT \#1 | SAT \#3 |
| :--- | :--- | :--- |
|  | CHANNEL 2 | SAT \#2 |
|  | SAT \#4 |  |

- SIMULATOR CANNOT GENERATE 2 CHANNELS SIMULTANEOUSLY
- PARTIAL TESTING POSSIBLE (ESPECIALLY HARDWARE)
- SUPPLEMEINTARY TESTS REQUIRED


## OPTION \#1

- FORCES 2 CHANNEL R/PA TO WORK AS TWO SEQUENTIAL 1 CHANNEL RECEIVER OPERATING ON $L_{1}$ AND $L_{2}$

| CH $1\left(L_{1}\right)$ | EMITTER \#1 | $\# 2$ | $\# 3$ | $\# 4$ | $\# 1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CH $2\left(L_{2}\right)$ | EMiIITER \#i | $\# 2$ | $\# 3$ | $\# 4$ | $\# 1$ |

- COMPLETE TESTING POSSIBLE


## OPTION \#2

- PROVIDE CONTROL CAPABILITY TO R/PA SO IT CAN TRACK SAME EMITTER MORE THAN ONCE

| CH 1 | SAT \#1 | SAT \#2 | SAT \#1 | SAT \#2 |
| :---: | :---: | :---: | :---: | :---: |
| CH 2 | $\# 1$ | $\# 2$ | $\# 1$ | $\# 2$ |

OR

CH 1
CH 2

| $\# 1$ | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |

- IMPACTS:
- POOR SYSTEM LEVEL TESTING
- POOR GDOP
- RECEIVER HARDWARE TEST OK
- RECEIVER CONTROL OK EXCEPT FOR CONSTELLATION REVISION
- NAVIGATION SOFTWARE
- POOR GDOP


## SUPPLEMENTARY TESTS

- ADDITIONAL TESTS NEEDED (WITHOUT USING SIMULATOR)
- COMPUTER PROCESSING PORTION OF R/PA CAN BE TESTED BY COMPUTER SIMULATION (SEE FIGURE)
- OVERALL SYSTEM LEVEL TEST MUST BE VERIFIED WITH ACTUAL GPS SIGNALS



## 5 CHANNEL SET

- PROBLEM VERY SIMILAR TO 2-CHANNEL SET


## PROGRESS REPORT

shuttle global positioning system (gps) Implementation study

PREPARED FOR
NASA LYNDON B. JOHNSON SPACE CENTER
HOUSTON, TX 77058
TECHNICAL MONITOR: DR. JIM PAWLONSKI, CODE EE8 CONTRACT NO. NAS9-16097

FREPARED BY
LINCO: CORPORATION
P.O. EOX 2793D

FASADENA, CA 91105

APRIL 1981

Summary
In LinCom's last report [1] we described a method of obtaining bit and subirame synchronization. In this report we present the analysis and the performance of the bit synchronization technique presented to portray relationships between the SNR and the probability of correct detection of the bit synchronization circuit along with the average wait time for each decision.

The results are presented for the relevant CNR ra.ige of $29 \leq \mathrm{C} / \mathrm{N}_{0} \leq$ $36 \mathrm{~dB}-\mathrm{Hz}$ which when converted to the bit signal to noise ratio SNR becomes $12 \leq S N R \leq 19 \mathrm{~dB}$. From the curves presented in this report one can say that for a probability of correct detector of 0.99 and an SNR of 10.2 dB it would be necessary to have the shift register length of at least 5 and the average waiting time to make a decision would be about 1.2 seconds.

1. GPS Signal Structure and Bit Synch Circuit

The incoming GPS signal at any receiver has the C/A (clear acquisition code), the $P$ (precision timing) code and the data message. One important thing to notice here that the C/A code epochs ( 1000 epochs per second), $P$ code epochs (l epoch in every 1.5 seconds) are coherent with data bit boundary, ( 50 boundaries per second). Thus each data bit contains exactly 20 C/A epochs, i.e. within every count of 20 of the $C / A$ epochs, one and only one C/A epoch is coincident with the data bit boundary. In this report analysis will be carried on only for the bit synchronization circuit which decides which $C / A$ epoch out of the 20 is coincident with the data bit boundary.

The C/A code is a pseudo random noise chip stream unique in pattern to each satellite and as was mentioned earlier repeats once every millisecond. It is relatively easy for the receiver to match and lock

onto the C/A code because the code search is limited to time interval of 1 millisecond and the chip rate is only one tenth of that of the $P$ code. Thus for the analysis to follow we assume that the local $C / A$ code generator is in lock with the incoming code. Consequently, the C/A code epochs are at our disposal.

Figure 1 shows the timing structure of the received GPS signal and Figure 2 shows the C/A bit synchronization resolution circuit. The working of the circuit can be described briefly as follows.

The bit sync circuit operates by checking for data transitions around each epoch ( 20 possible epochs per bit). There are 20 accumulators keeping track of the transitions scored by a particular epoch. After one of the accumulators fills up to $2^{6}=64$ counts, the associated epoch is declared to be the data bit boundary and the data clock is set accordingly. The data clock is used to provide the timing for the 20 millisecond integrate and dump circuit for the data detector.

In order to simplify hardware, the possible data transition is determined by looking at portions of $1 / 20$ bit as shown. The transition detector shown in Figure 2 can be a simple comparator. Notice that since only $1 / 20$ of a bit is integrated, the signal-to-noise ratio degrades ty 13 dB . To compensate for this degradation, the accumulators are used. The signal-to-noise ratio improvement is proportional to the number of transitions observed before declaring "lock."

## 2. Mathematical Modeling

As said above, the transition detector has twenty different output ports, each output is recorded by an accumulator attached to it. We also know that for every bit time there is only one C/A epoch coinciding with the bit boundary. And if a transition in bits is present then that

port will put out al (transition present) with a high probability , we will call this port the correct port) and at the same time all the remaining ports will have zeros with high probability. The procedure will repeat everytime there is a transition in bit putting a ' 1 ' in the accumulator attached to the correct port. This continues until the accumulator overflows announcing the boundary of the bit at the C/A epoh associated with the correct port. Assuming uncorrelatedness of the one bit decition and the transition detector decision from the current bit slice under observation to the previous bit slice it is easy to write down the probability of a correct decision. Assuming ' $\ell$ ' is the length (number) of 1 's at which the accumulator will overflow ( $\log _{2} 2=$ number of stages of the accumulator)

$$
\operatorname{Prob}[\text { Correct Cecision }]=\sum_{k=\ell}^{\infty}\left\{P_{1}^{\ell}\left(1-P_{1}\right)^{k-\ell}\left(\frac{k-1}{k-1}\right)\left[\sum_{m=0}^{\ell-1} P_{0}^{m}\left(1-P_{0}\right)^{k-m}\left(\sum_{m}^{k}\right)\right]^{19}\right\}
$$

where $\quad P_{1}=\underset{\text { Probability of detecting a transiton at the }}{\text { correct }}$

$$
\begin{aligned}
P_{0}= & \text { Probability of detection a transition at any } \\
& \text { one of the incorrect ports }
\end{aligned}
$$

Assuming that transition and nontransition of bits are equally likely, we get

$$
P_{1}=0.5
$$

where

$$
\begin{aligned}
& P(e)=\begin{array}{l}
P_{0}=2 P(e)[1-P(e)] \\
\\
\text { Probability of decidin } \\
\text { transmitted }
\end{array} \\
&=\int_{\sqrt{E_{b} / N_{0}}}^{\infty} \frac{1}{\sqrt{2 \pi}} e^{-\gamma^{2} / 2} d \gamma
\end{aligned}
$$

$E_{b} / N_{0}$ is the bit signal to noise ratio.

Next, we would like to find the average waiting time given that a correct decision is made. This can be written down as

$$
\begin{aligned}
\text { Average Waiting Time } & =\sum_{k=\ell}^{\infty} k p_{1}^{\ell}\left(1-p_{1}\right)^{k-1}\binom{k-1}{\ell-1} \\
& =\frac{\ell}{p_{1}} \text { (see Appendix) }
\end{aligned}
$$

this is a general result, but in our case we have $p_{1}=0.5$; hence, the average waiting time for the shift register length of $\log _{2} \ell$ is $2 \ell$.

Figure 3 shows the variation of $P(C)$ with respect to threshold ' $\ell$ ', SNR being the parameter. As can be seen, for low SNR ( $E_{b} / N_{0}$ ) such as 8 $d B$ even the threshold of 64 (i.e. shift register length of 6) gives probability of correct detection to be no more than 0.975. But for high SNR's say 15 dB , even a threshold of 16 gives a probability of correct detection to be in excess of 0.9999 . Figure 4 depicts $P(C)$ vs SNR with the threshold $\ell$ to be the parameter.

Figure 5 plots ' $\ell$ ' vs the $\operatorname{SNR}(d B)$ with $P(e)$ to be the parameter. For example with the SNR of 11 dB and a desirable probability of correct detection of 0.9999 we can see that the threshold requirement is about 42.

It should be pointed out that throughout this analysis the uncorrelatedness of the decision making process for the adjacent bit slices was assumed resulting in uncorrelatedness of the consecutive input of the comparator. Actually there does exist some nonzero correlation between the two consecutive outputs of the correlator which makes our results slightly pessimistic.

3. Conclusions

For a probability of correct detection of the bit boundary to be 0.99 and a reasonable $E_{b} / N_{0}$ of about 10 dB it will require a shift register length of the accumulators to be 5 . This arrangement will require on the average 64 data bits or about 1.2 seconds of time to detect the data bit boundary.

At a row SNR such as 8 dB to obtain the probability of correct detection to be 0.99 will require 7 shift registers in the accumulator and which in term imposes an average waiting time of about 256 data bits or about 5 seconds.

$$
\begin{aligned}
& \text { It can be shown that } \\
& S_{\ell}=\sum_{k=\ell}^{\infty} p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell}\binom{k-1}{l-1}=p_{1}\left(\frac{p_{1}}{1-p_{1}}\right)^{\ell} \sum_{k=1}^{\infty}\left(1-p_{1}\right)^{k}\left(k_{\ell}\right) \\
& \text { let } 1-p_{1}=q_{1} \\
& S_{\ell}=p_{1}\left(\frac{p_{1}}{q_{1}}\right)^{\ell} \sum_{k=\ell}^{\infty} q_{1}^{k}\binom{k}{\ell} \\
& S_{1}=\frac{p_{1}^{2}}{q_{1}} \sum_{k=1}^{\infty} q_{1}^{k} k=\frac{p_{1}^{2}}{q_{1}}\left\{c_{1} \frac{d}{d q_{1}} \sum_{k=1}^{\infty} q_{1}^{k}\right\}=p_{1}^{2} \frac{d}{d q_{1}}\left\{\sum_{k=1}^{\infty} q_{1}^{k}\right\} \\
& =p_{1}^{2} \frac{d}{d q}\left\{\frac{1}{1-q_{1}}\right\}=\frac{p_{1}^{2}}{\left(1-q_{1}\right)^{z}} \\
& S_{\ell+1}=p_{1}\left(\frac{p_{1}}{q_{1}}\right)^{\ell+1} \sum_{k=\ell+1}^{\infty} q_{1}^{k}\binom{k}{\ell+1} \\
& \left.=p_{1}\left(\frac{p_{1}}{q_{1}}\right)^{\ell+1} \left\lvert\, q^{\ell+1}+\sum_{k=\ell+2}^{\infty} q_{1}^{k}\binom{k}{\ell+1}\right.\right\rfloor=p_{1}\left(\frac{p_{1}}{q_{1}}\right)^{\ell+1}\left(\sum_{k=\ell}^{\infty} q^{k+1}\binom{k}{n}+\sum_{k=\ell+1}^{\infty} q^{k+1}\left(\begin{array}{l}
k+1
\end{array}\right)\right. \\
& =\left(\frac{p_{1}}{q_{1}}\right) q S_{\ell}+q_{1} S_{\ell+1}
\end{aligned}
$$

giving us

$$
S_{\ell+1}=\frac{p_{1}}{1-q_{1}} S_{\ell}
$$

Hence

$$
S_{\ell}=\left(\frac{p_{1}}{1-q_{1}}\right)^{\ell-1} S_{1}=\left(\frac{p_{1}}{1-q_{1}}\right)^{\ell-1} \times \frac{p_{1}^{2}}{\left(1-q_{1}\right)^{2}}=\left(\frac{p_{1}}{1-q_{1}}\right)^{\ell+1}
$$

Since $q_{1}=1-p_{1}$ we have

$$
S_{\ell}=\sum_{k=\ell}^{\infty} p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell}\binom{k-1}{\ell-1}=\left(\frac{p_{1}}{p_{1}}\right)^{\ell+1}=1
$$

Now we will proceed ahead to find

$$
\underset{k=\ell}{\substack{\text { Average } \\ \text { Waiting } \\ \text { Time }}}=\sum_{k}^{\infty} k p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell}\binom{k-1}{\ell-1}
$$

we know that

$$
\begin{aligned}
& \sum_{k=\ell}^{\infty} p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell}\binom{k-1}{\ell-1}=1 \\
\therefore & \frac{\partial}{\partial p_{1}}\left[\sum_{k=\ell}^{\infty} p_{1}^{\ell}\left(1-p_{1}\right)^{\left.k-\ell\binom{k-1}{\ell-1}\right]=0}\right. \\
& \sum_{k=\ell}^{\infty} \ell p_{1}^{\ell-1}\left(1-p_{1}\right)\binom{k-1}{\ell-1}-\sum_{k=\ell}^{\infty} p_{1}^{\ell}(k-\ell)(1-p)^{k-\ell-1}=0 \\
& \ell\left(\frac{1}{p}+\frac{1}{1-p}\right) \underbrace{\sum_{k=\ell}^{\infty} p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell\binom{k-1}{l-1}}=\frac{1}{\left(1-p_{1}\right)} \sum_{k=\ell}^{\infty} k p_{1}^{\ell}\left(1-p_{1}\right)^{k-\ell\binom{k-1}{\ell-1}}}_{=1} .
\end{aligned}
$$

Therefore


[^0]:    LEGEND:
    F/P - Filtering \& Preposition Al - Acquire Satellite \#l

    BS - Bit Sync
    HOW - Reacquire Satellite: \#,
    ICC - Interchannel Calitration
    FS - Frame Sync ( 30 sec )

