## General Disclaimer <br> One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.


## DIGITAL SYSTEMS DESIGR TANGUAGE

(NASA-CR-161332) DIGITAL SYSTEMS DESIGN


LAFGUAGE Annual Report. 1 Oct. 1978 - 30

ame (Alabama Univ. in Huntsville.) 131 p Onclas
G4/61
Prepared by
SAJJAN G. SHIVA
Computer Science Department
The University of Alabama in Huntsville
Huntsville, Alabama 35807

First Annual Technical Report October 1979

```
LaNguage ambude Tucomitcal megolt (ALdidemd
```



```
\[
G 3 / 01 \quad 37452
\]
```


## digital systems design language

Prepared by<br>SAJJAN G. SHIVA<br>Computer Science Department<br>The University of Alabama in Huntsville Huntsville, Alabama 35807

## First Annual Technical Report

October 1979

## for

NAS 8 - 33096
DESIGN SYNTHESES OF DIGITAL SYSTEMS George C. Marshall Space Flight Center Alabama, 35812

FOREWORD
This is a technical summary of the research work conducted during October 1, 1978 to September 30, 1979 by The University of Alabama in Hintsville towards the fulfillment of the Contract NAS8-33096 from the George C. Marshall Space Flight Center, Alabaina. The NASA technical officer for this contract is Mr. Robert E. Jones.

The author greatfully acknowledges the numerous discussions with and helpful comments of Mr. John M. Gould during this research work, and thanks Professor Donald Dietmeyer of the University of WisconsinMadison for providing the DDL Software.

Sajjan G. 'hiva


#### Abstract

Digital Systems Design Language (DDL) has been implemented on the SEL-32 Computer Systems of the Electronics and Controls Laboratory. This document provides the details of the language; the translator and the simulator programs. Several example descriptions and a tutorial on hardware description languages are provided, to guide the user.


LIST OR TABLES ..... VI
LIST OF FIGURES ..... VI

1. INTRODUCTION- ..... $-1$
2. THE LANGUAGE (DDL) ..... $-2$
2.1 Syntax Rules ..... $-5$
2.2 Declaration Statements ..... -5
2.3 Operations ..... -?
2.4 If-Value Clause- ..... 10
2.5 Identifier ..... $-11$
2.6 Operator Declarations ..... 11
2.7 State Declaration ..... 13
2.8 Automaton and System Declarations ..... 14
3. THE TRANSLATOR (DDLTRN) ..... 19
3.1 The Translation Process ..... 20
3.2 An Example ..... 23
4. THE SIMULATOR (DDLSIM) ..... 31
4.1 Simulation Models ..... 32
4.2 Simul tor Command Language ..... 37
4.3 Simuiation Algorithm ..... 61
4.4 Errors ..... $-64$
5. EXAMPLES
Example 1: A Serial Twos Complementer ..... 66
Example 2: The Serial Twos Complementer (vailation 1) ..... 77
Example 3: Twos Complementer (variation 2) ..... 84
Example 4: Multiplier ..... 94
Example 5: Minicomputer ..... 99

# 6. CONCLUSIONS <br> 102 

APPENDIX

## LIST of tables

2.1 OPERATORS ..... 18
3.1 FLAG INTECERS ..... 20
LIST OF FIGURES
2.1 Local and Global Facilities ..... -4
5.1 A Serial Twos Complementer ..... 70
5.2 The Serial Twos Complementer (variation 1) ..... 78
5.3 The Serial Twos Complementer (variation ..... 85
5.4 Multiplier ..... 96
5.5 Minicomputer ..... 101

## 1. INTRODUCTION

Hardware Description Languages (HDL) provide a convenient medium of inputting the design details into a design automation system. This report gives the details of one such language, Digital Systems Design Language (DDL), selected for integration into the Computer Aided Design and Test System (CADAT) of the Electronics and Controls Laboratory.

Chapter 2 provides the language details, Chapter 3 discusses the translator program and Chapter 4 discusses the Simulator Program. Some example descriptions are provided in Chapter 5. A tutorial on Hardware Description Languages is provided in the Appendix. An exhaustive 'Jibliography for some of the literature in this area is also provided in the Appendix. Readers not fariliar with any HDL are referred to the Appendix before reading the rest of the report.

The Simulator and Translator Programs are currently being tested on SEL-32 Computer System and hence, the complete deck set up detalls for the use of these programs is not included in this manual.

## 2. THE LANGUAGE [31]*

DDL was introduced in 1967 by Duley and Dietmeyer [33]. A translator and a simulator are written for a subset of this language in IFTRAN, an extended version of FORTRAN $[35,36]$. These programs are implemented in FORTRAN on SEL. 32 Computer System. The translator (DDLTRN) translates a DDL description into a set of Boolean equations and register-transfer statements. The simuiztor (DDLSIM) enables the system designer to verify his design. The output of the translator is an input to the simulator. Simulation parameters are to be input by the designer. In DDL the structural elements are explicitly declared. At the lower level of descriptio. functional and structural elements correspond directly to the actual elements of the system. DDL is highly suitable for describing the system at the gate, register transfer and major combinational block level.

The logical statements can be formed using the available primitive operators. The functional specification of the system consists of these logical statements, in blocks. The statements describe the state transitions of a fiaite state mrahine controlling the processes of the intended algorithm. The block then appears as an automaton.

Parallel operations are permitted. Synchronous behavior is described by either ideritifying the pulses or by including delay elements described in terms of multiples of clock pulses. Asynciuronous behavior is modelled by using conditional statements. Data paths can be explicitly declared by using terminal declarations.

[^0]DDL is a "block-oriented" language; the blocks of a DDL deacription usually correspond to natural Civisions (blocks) of the hardware being described. Thus a computer may have a major block called an "ALU," which contains a block called "adder," which consicts of interconnected logic blocks called "full-adders." This nested view of the hardware can be directly reflected in the DDL description of the computer.

Both facility declarations and operations can appear within the body of the more complex declarations that have a heading part. Identifiers declared within such complex declarations are said to be local facilities of that declaration, and are global facilities of complex declarations that appear in the body of the encompassing declaration. Other complex declarations that parallel the encounassing dec?aration cannot control or sense such facilities. Operasions can reference only facilities that are local or global to the block in which they appear. Thus the same identifier may be declared in more than one parallel block without ambiguity.

Figure 2-1 illustrates some of the possibilities. Facilities A, B, and C are declared facilities of the overall block named SYSTEM. These facilities are global to all blocks within SYSTEM; any or all of these blocks may control or sense the states of facilities $A, B$, and $C$. Hence $A, B$, and $C$ are said to be public facilities. Facilities $D$ and $E$ are local to SUBSYSTEM 1, global to PART 1 and PART 2. SUBSYSTEM 2 and its inner blocks are uot aware that facilities $D$ and $E$ exist; no reference to $D$ and $E$ may appear in the description of SUBSYSTEM 2.

Facilities H and I are local to PART 1; no other block of Fig. 2-1 may control or sense these facilities. PART 2 has its own facility I which may be of a very different hardware nature than facility I of


Fin. 2-1. 1 inal and ghoral facilities.

PART 1. PART 1 and PART 2 each control and sense their own facility I. Similarly, PART 2 controls and senses its local facility J as does ASSEMBLY for its local facility $J$, which is global to CARD and hence can be controlled and sensed by CARD. References to $K$ within CARD pertain to the most locally declared facility $K$, e.g., the one declared within CARD.

Permitting the same identifier to be used in parallel blocks allows designers working in parallel on the blocks to select without restriction names that appeal to them. If parallel blocks mist commnicate, facilities global to them must be established and assigned unique names. The designers of the parallel blocks must know and use these global names. Thus in $F L_{B} \cdot 2-1$ SUBSYSTEM 1 and SUBSYSTEM 2 may communicate via $A, B$, or $C$. PART : and PART 2 way commicate via $D$ or $E$ or via $A, B$, or $C$.

### 2.1 SYNTAX RULES

## VARIABLES:

Variable name may contain $:$ to $\delta$ characters, tha first of which must be alphabetic. The remaining characters must be letters or digits.

Examples: MULT
SYSI
COMPLINT
CONSTANTS:
Constants take the general form $n R k$. $n$ is the number in base $R$ ( $R=D$ for tecimal, 0 for octal). $k$ is the number of bits required for the representation, $k \leq 32 . k$ is decimal.

Examples:

Representation
1 12
SD4
20D5
203
2006
0

1

## Binary equivalant

01
0101 101 co

010
010000

0

1
2.2 declaration statements

The general format of a declaration statement is <DT> body. The declaration type (device) is enclosed in angle brackets and the period terminates the declaration. Body consists of a list of items separated by compas. Following devices are allowed:

| TErminal | Sets of wires |
| :--- | :--- |
| Registers | Sets of synchronized flip-flops |
| MEmory | Sets of synchronized flip-flops |
| LAtches | Sets of asynchronous latches |
| TIma | Clock |
| DElay | Delay elements |
| BOolean | Combinational logic |
| ELement | Off-the-shelf compcnents |

The device rype car be abbreviated to the first two characters. Examples:
$\langle T E\rangle X, Y(4), Z(0: 2), W(3,4: 1), A(12)=B C(0: 10)$ identifies
a single wire $\therefore$, four wires $Y_{1}, Y_{2}, Y_{3}, Y_{4}$ with $Y_{1}$ on the left, 3 wires $Z_{0}, Z_{1}, Z_{2}$ and 12 wires corresponding to $w$, placed in 3 rows, ith row of wires numbered $W_{14}, W_{i 3}, W_{12}, W_{11}$. The subserif:s always have a left to right interpretation. A single subsc-ipt $n$ indicates the range 1 to $n$ while $a$ zange.$i$ im indicates $n$ to $m$ left to right. In the above declaration, $A_{1}$ is also named $B, A(2: .2)$ are named $C(0: 10)$. t is the concatenation operator. The concatenation of $B$ and $C$ is $a \operatorname{l2}$ bit terminal $A$ with the nost significant $l$ it same as that of $B$ and the least significant 11 bit; same as those of $C$.

REgister and Latch DECLARAIIONS
$\langle R E\rangle \operatorname{IR}(16)=O P(0: 3) \subset \operatorname{IX}(1: 3) \operatorname{ADRS}(9), X(12)$. declares
a 16 bit register IR and a 12 bit zegister $X$.
$I R$ is identified with 3 subregisters $O P, I X$ and $A D R S$.
$\langle\mathrm{LA}\rangle \operatorname{BUF}(4)$.
declares a set of 4 latches BUF.
<RE> $A(8)$.
declares an 8 bit register, bits numbered from 1 to 8 , left to right. MEmory DECLARATION
<ME> M(X:Y).
declares $X$ words (numbered from 0 to $X-1$ ) of $Y$ bits each (numbered 1 through Y).
<ME> MP(256:8).
declares a 256 word memory, 8 bits/word.
References to the memory must be of the form M(MAR) where MAR is the same register in all references to $M$. MAR is declared in a $R E$ declaration. Only full words may be accessed from memories.

TIme DECLARATION
<TI> $A(1 E-6), Q(20 E-9) \$ 2 \$$.
declares a single ohase clock A with a 1 microsecond period and a twophase clock $Q$ with 20 nanosecond period.
<TI> P.
declares a single phase clock with an arbitrary time period (unit). DElay DECLARATION
<DE> $P(10 E-9), Q(5 E-7)$.
declares two delays $P$ with 10 nanoseconds and $Q$ with .5 microsecond. The context in which the DElay element is referenced determines whether its input or output terminal is used.

## BOolean DECLARATION

<BO> Identifier $=$ Boolean expression.
Examp! s:

```
<TE>A,B(5),C(0:4), D(6, 5:1).
<BO> D(4) = B+C,D(5) = A*B.
```

declares that che fourth row of $D$ is formed by ORing terminals $B$ and $C$ 1.e. $\left(D_{45}=B_{1}+C_{C}\right.$ etc.) bit by bit; the fifth row of $D$ is a bit by bit AND of $A$ and $B$. Since $A$ is 1 wire and $B$ is a set of 5 wires, $A$ is fanned out to combine with each bit of $B$.

## ELement DECLARATION

Enables the descripeion of an element in the system whose logical specifications are unknown or impertinent.

For example,
<EL> JKFF (Q1,NQ1: C, J1, K1), COUNT (K (5:1), ZERO:
UPDWN, CLK).
declares an element JKFF with 3 inf.1ts $C, J 1, K 1$ and two output Ql and NQ1; and an element COUNT with two inputs and 6 outputs. The only information available on these black boxes is the input/output terminals.

### 2.3 OPERATIONS

Table 2.1(a) shows the operations allowed and their hierarchy; Table 2.l(b) shows three special operators. " $=$ " is used to show the connections while <- indicates a data transfer from one facility to the other $\rightarrow$ is equivalent to a "GOTO', used to show a state transition.

The extension operator " $\$$ " creates $k$ copies of the terminal or terminal set offered as its left operand.

The selection operator ', selectively complements, or not complements the bits of the facility (left hand operand) depending on the value of the corresponding bit in $k D n$ is a or 1.

For example $A^{\prime}$ loDS is equivalent to


The operator preceding the reduction operator (/) determines the nature of the reduction on the right hand operand of $/$. Six types of reductions are possible. For example, given a signal A,
*/A implies

## A



If A is a 3 bit signal,
*/A' 2D3 implies


```
+/A'3D5 implies
```

A


Boolean expressions (Be) can be formed by using the operators and variables in the usual manner. Paranthesis could be used where there is an ambiguity. The expressions are evaluated from left to right follow. ing the operator hierarchy.

Conditional operations have th. format
! $\mathrm{BE}: \mathrm{OP}_{1}$. or
: BE: OP ${ }_{1} ; \mathrm{OP}_{2}$
The first form implies: If the value of $B E$ is 1 , perform $O P_{1}$; the second form implies: If $B E$ is 1 , perform $\mathrm{OP}_{1}$ else perform $\mathrm{OP}_{2}$. "If... then" operations can be nested:

$$
\begin{aligned}
: A: B: B P_{1}: & : C: O P_{2} \ldots \\
& 2.4 \text { IF - VALUE CLAUSE }
\end{aligned}
$$

"'" is used for "IF" and "济" is used for the value in an IF-value clause. For example;
$B=: C O D O \| D 1 \# 2 \mathrm{D} 2$.
implies that DO is connected to $B$ if the value of $C$ is 0 , $D 1$ is connected to $B$ if the value of $C$ is 1 , etc.

As another example,
describes a 4 way conditional transfer operation into $A$ depending on the
value of X .

### 2.5 IDENTIFIER

IDentifiur declaration enables the naming of a group of operations so that they do not have to be written repeatedly (equivalent to MACROs). The general format of IDentifier declaration is, <ID> 1ist.
where list takes the form

```
    id = compound facility
    Id=(CSOP)
```

For example, <ID> $X=C(2: 10) \mathbb{C l}$. names the compound facility $\mathbb{C}(2: 10) \mathbb{C}$ to be X . Then, any reference to X is expanded into $\mathrm{C}(2: 10) \mathbb{C}$. For example, $S=R \bullet X$. is equivalent to $S=R-C(2: 10) \mathbb{C l}$.
(A compatible set of operations (CSOP) is a set of operations separated by commas. It must be possible for the hardware to perform all these operations simultaneously.)

The order in which the operations are listed is of no consequence. For example,

```
    <ID> A = (Y <- X, Z <- Z(2:5) CIZ(1)),
    B = (Y<- X, Z<- Y).
```

names two CSOPS. Note that the operations $Y<-X$ and $Z<-Y$ in $B$ are simultaneous and are compatible.

### 2.6 OPERATOK DECLARATION

Blocks of combinational circuitry can be defined with the OPerator declaration. The body of the OPerator declaration consists of a Boolean declaration and perhaps a TErminal declaration. Boolean equations in the body of the Boolean declaration include Boolean expressions which
may involve conditions and be relatively complex. References in these Boolean equations may be made to (1) facilities global to the OPerator declaration. (2) local terminals declared within the OPerator declaration by a TErminal delcaration, and (3) terminals delcared and dimensioned In the head of the OPerator declaration. The TErminal declaration may be used to define local terminals of the operator, and must be used to dimension "dummy" identifiers listed in the heading, if any.

The head of the Operator declaration consists of one or a list (separated by commas) of identifiers with or without an argument list enclosed in $\$ s$, with or without parenthetic subscript ranges. Permitted syntactic forms for heads are:

$$
\begin{aligned}
& i d_{1}, i d_{2}\left(i_{2}\right), i d_{3} \$ x_{1}, x_{2}, \ldots x_{k} \$, i d_{4}\left(i_{4}\right) \$ \\
& x_{1}, x_{2} \ldots x_{k} \$
\end{aligned}
$$

where subscript ranges can also be placed within the parenthesis. The identifiers name the combinational logic blocks and their output terminals. Parenthetic integers dimension the output terminal sets with the same syntax and semantics as in TErminal declarations. The arguments are local dumm identifiers of input terminals of the combinational blocks. Such dummy identifiers must be dimensioned via a local terminal declaration within the OPerator body.

As an example of a time-shared operator block, ALU is declared below. This combinational block is able to add two 16-bit binary sequences presented to it on lines $X$ and $Y$ or form their bit-by-bit EXCLUSIVE-OR. Input signal $F$ determines which task is performed. The carry into rightmost full-adder must also be presented to the unit. $\langle O P\rangle \operatorname{ALU}(16) \$ X, Y, C I N, F \$$ $\langle T E\rangle X(16), Y(16), \operatorname{CIN}, F, C(16)=\operatorname{CXCC}(15)$.

```
    <BO> C=X*Y + CCE CIN* (X+Y),
    ALU = (!F! X@Y@ CCPCIN; X@Y)..(end of BO, end of OP)
Note the inline comment capability of DDL (end of BO, end oi OP).
Suppose the following declaration is global to ALU,
    <RE> ACC(16), MBR(16), COUNT (12).
we can define several operations using ALU as following:
    !LDA: ACC <- ALUSO,MBR,O,O$
        :ADD! ACC <- ALU$ACC,MBR,0,1$
        !SUB! ACC <- ALUSACC,AMBR,1,1$
        :KNT: COUNT<-ALU(5:16) $OD4CCOLNT,0,1,1$
        :XOR: ACC <-ALUSACC,MBR,O,OS
            2.7 STATE DECLARATION
```

        DDL views the operation sequencing (control) circuitry as a finite
    state machine. Each state (step) of the control circuitry is described
by a STate declaration:
<ST>State List.
State list consists of a list of state statements (without separa-
ting commas). Each state statement has one of the following forms:
Sid (n): csop.
Sid (n): Be: csop.
Sid is a simple unsubscripted identifier. $n$ is the decimal state
assignment.csops include the state change operations using the state
transition operator ->.

In the first form, csop is performed whenever the automaton is in the state Sid.

In the second form, csop is performed when the automaton is in Sid and also Be is satisfied. The automaton wafts in the state till Be is
satisfied.
A 15 bit multiplier control can be described as following:
<ST> $\mathrm{SO}(0): \mathrm{MPY}: \mathrm{ACC}<-0, \mathrm{CNT}<-15 \mathrm{D} 4,->S 1$. S1(1):->S2, DECRS CNTS !Q(15): ACC<-ACC+R.. S2(2):SHRSACCCQS, !+/CNT! ->S1;SO ... (end of conditional, end of $S 2$, ent of $S T$ )

SHR is shift right (zero fill) operator and DECR is a decrement operator assumed to be defined using <OP> declaration.
2.8. AUTOMATON and SYSTEM DECLARATIONS

Relatively independent disjoint portions of a digital system are identified as automata in DDL with syntax.
<AU> head body.
The AUtomaton declaration is the most complex type of declaration $o^{\circ}$ DDL. Its head may take any of four forms, for example;
auid:
auid:csop
auid:Be:
auid:Be:csop
Fjrst, an automaton identifier, auid, may be subscripted, but may not include parenthetical arguments; it names the block only. A compatible set of operations may be included in the head of in automaton. These operations are to be performed whenever the Be of the heading, if any, is satisfied. Conditional as well as unconditional operations may be included in this heading csop, so whether a specific operation is performed or not may depend on conditions throughout the automaton or system.

Be in the heading of the AUtomaton declaration is a condition on
all operations declared throughout the body of the declaration except connection operations. Usually Be is the clock signzl that synchronizes the automaton. It is generally unnecessary and undesirable to include such global conditions as clock signals in combinational circuits; in fact, signal propagation in combinational networks usually precedes clock pulses. If a clock with $n$ phases is used to synchronize an automaton, then a dimensional Be or a concatenation of $n$ Bes appears in place of the single Be in the AUtomaton declaration head.

The body of an AUtomaton declaration consists of other declarations. Each of these declarations is teminated with its own period; punctuation is not placed between them. The following declaration types may appear:

$$
\begin{aligned}
& \langle M E\rangle,\langle R E\rangle,\langle L A\rangle,\langle T E\rangle \\
& \langle T I\rangle,\langle D E\rangle,\langle O P\rangle,\langle E L\rangle,\langle I D\rangle,\langle B O\rangle,\langle S T\rangle
\end{aligned}
$$

ME, RE, LA, TE, TI, DE, AND EL declarations are used to declare the existence of local facilities of the automaton. The OPerator and BOolean declarations specify combinational blocks and interconnections of facilities. The IDentifier declaration may be used to simplify or clarify the overall AUtomaton declaration. The STate declaration is usually used to specify the operations of the automaton. If the STate declaration is not used, then all operations appear in the csop of the AUtomaton declaration head.

The SYstem declaration has syntax identical to the AUtomaton declaration. The system is identified in the head. Global conditions and csop may be specified also. The body of a SYstem declaration may contain AUtomaton declarations as well as all other types of declarations, but STate declarations must appear within AUtomaton declarations. Public facilities are declared with $\operatorname{ME}, R E, T E$, etc., declarations outside of all

## AUtomaton or OPerator declarations.

## Example:

A multiplier controller is described below to illustrate the SYstem and AUtomaton facilities. The counter is treated as a separate automaton. Perhaps other unspecified automaton of SYSTEM 1 can use the counter when automaton MC is not.
<SY> SYSTEM 1:
<RE> $A C C(15), Q(15), R(15)$.
<TE> SET, DEC, DONE, MPY.
<TI> P(1E-7).
<AU> CPU: P:
<ST>.
Q17: DONE: Q <- Multiplier,
R <- Multiplicand, MPY $=1$.
.. (end CPU)
<AU> MC: P:
$\langle S T\rangle$ SO: MPY: ACC <- 0, SET $=1,->$ S 1 .
S1: $\rightarrow S 2, D E C=1,: Q(15): A C C<-A C C+R$.
S2: ACCCQ <- SHRSACCCQS !DONE! -> S1 ...
<AU> K: P:
$\langle S T\rangle[1=1: 15] \quad T(i): D E C: \rightarrow T(i-1) \ldots$
$T(0): \operatorname{DONE}=1$, SET: -> $T(15) ;->T(0) \ldots$
(end SY)

Automaton CPU is shown only as placing the muitipliar and multiplicand in public registers and issuing command MPY to multiplier control MC. If the counter automaton $K$ is idle, it will be issuing DONE $=1$. CPU waits in its state $Q 17$ until this condition is satisfied (perhaps $K$ is still doing a job for some other automaton). MC clears ACC, but the counter is initialized by SET = 1 . Specifically SET $=1$ will cause $K$ to go from i:s state $T(0)$ to $T(15)$ where it will remain until it is told to decrement via public terminal DEC. MC tests the multiplier, adds or not and shifis repeatedly until it is informed by $K$ via public terminal DONE that all multiplier bits have been examined. In the example above interacting automata $M C$ and $K$ operate in parallel.

NOTE: The "For clause" shown in the Automaton $K$ for the decrement operation $[1=1 ; 15] T(1): D E C: \rightarrow T(i-1)$ is not allowed in the present version of the DDL software. This statement has to be broken up into; $\mathrm{T}(1): \mathrm{DEC}:->\mathrm{T}(0)$ $T(2): D E C:->T(i)$

$$
T(15): D E C:->T(14)
$$

SHR is a single argument operator (assumed to be declared earlier) that shifts the argument one bit right, and fills zero on the left.

TABLE 2.1(a) : OPERATORS

3. THE TRANSLATOR (DDLTRN) [36]

DDLTRN is a program that cranslates a DUL description of a digital sjstem to 1) a DDL description that consists of Boolean equations and register trannfer statements in the heading of a system declaration only, and 2) a tablation of facilities and subfacilities declazed in the DDL description and/or defined in the transiation process. Some modifications of DDL recognized by DDLTRN are listed below. The translation process is briefly discussed and illustrated in Section 3.1.

1) The following operators are changed to accomodate the SEL-32 peripherals:

| DDL Operator |  | Key Punch | CRT Terminal | Printer |
| :---: | :---: | :---: | :---: | :---: |
| Soncatenation | $c$ | $c$ | [ | [ |
| Complement | $\wedge$ | $r$ | $\Lambda$ | $\uparrow$ |
| If - then | : | : | ] | 1 |
| IF - Value | $i$ | ! | : | ! |

The other operators of DDL are compatible with the peripherals of SEL-32 and remain the same.
2) Comment declarations end with a left angle brackets.
3) Values in "If-value" clauses are limited to a single integer values. Ranges, lists and else (;) values are not permitted.
4) Concatenation operands must be simple facilities with or without subscripts, or binary strings.
5) State assignments are specified in decimal following the state identifler of each state statement, e.g., "Sl(2):..."
6) Automata names are used as state sequencing register names and thus should be dimensioned in the <AU> declaration head, e.g., "<AU> ráU (5): P:..."
7) DDLTRN accepts FLag declarations with syntax: <FLag> list. List consists of integers, and/or integers preceded by the complement symbol $(\Lambda)$, separated by commas. Each integer specifies the setting of flag. Each complemented integer specifies that the corresponding flag is to be resat. Table 3.1 sumarizes the sigitificance of set flags and the default states of the flags.
8) Identifiers defined in IDentifier declarations rust not be zubscripted.
table 3.1 Flag integers

efficiency rather than error detection and control. Neither the syntax of supplied DDL descriptions nor the translation process itself are checked in detail.

A DDL description is stored as a single string in a singly linked list in memory. Operator and punctuation symbols are represented by codes. As processing proceeds facility names and subscript ranges are also encoded to shorten the string and hence the time required to pass over $1 t$.

Facts about declared facilities such as name, subscript range, type, etc. are recorded in a facility table $F$. Translation consists of passing over the DDL string a number of times. With each pass the DDL string and F table are modified according to unique rules. Six main passes may be identified by the user: The DDL string and $F$ table may be printed after any of these main passes.

Pass 1 -- Facilities ${ }^{\text {T dentified }}$

Data cards bearing a DDL description are read and echo printed. All
blank columns are ignored; all card columns 1-80 are examined. Declared facilities are entered in the F table. TIme, REgister, MEmory, LAtch, TErminal and DElay declarations are removed from the DDL description, as are all COmment declarations and parenthesized comments. Identical primary names declared in nested or parallel blocks are made unique by appending a double quote (i) and integer. Identical names declared in the same block are reiected, of course.

Pass 2 -- Syntax Reduced

Names and binary strings in connection and register transfer operations are encoded. Secondary names (names appearing on the right of an equal sign in a TErminal, REgister, etc. declaration) are replaced with
their subscripted primary name equivalents. Identifiers from IDentifier declarations are replaced in operations and expressions serving as conditions on operations with the symbol string they represent. The syntax of OPerator, BOolean and STate declarations is removed, the connection operations being transferred to the head of the enclosing Allomaton or SYstem declaration. STate statement syntax is replaced with "if-then" conditions on operations. Operator call arguments are transformed to connection statements. Compound Boolean expressions serving as conditions on operations are replaced with terminals of unit dimension. These new terminals are connected to the Boolean expressions via connection operations inserted in the head of the enclosing AUtomaton or SYstem declaration.

Pass 3 -- Conditions Distributed
"If-then" and "if-value" conditions on sets of operations are combined and distributed over the members of the set so that each operation appears as the body of a simple "if-then" clause. "Go-to" operations are converted to conditional transfers of a constant (the state assignment) to the state sequencing register (the enclosing automaton). Automaton syntax is eliminated by recognizing the global condition, if any, and distributing it as a clocking condition on ali register transfer and memory operations within the AUtomaton declaration.

Pass 4 -- Concatenation Removed

All concatenation operations except those that form operands for reduction operators are eliminated by breaking operations into operations on su'facilities formed by paicitioning operand facilities according to the dimensions of the concatenation operands.

Pass 5 -- Operations Garhered

All connection and transfer operations with the same data sink (left operand) are gathered into one compound operation.

Pass 6 -- Subfacilities Disjoined
Facilities with subfacilities serving as dita sinks of connection and transfer operations are broken into disjoint subfacilities and a right-hand side of a connection or transfer operation is formed for each new subfacility.

### 3.2 AN EXAMPLE

System EXI illustrates the use of secondary names and IDentifier declarations. Registers A and D of automiton Al are each broken into subregisters via secondary names in the REgister declaration. Ascending and descending subscripts are illustrated. Identifiers $X, X$ and $Z$ name a new concatenation of the subregisters of $D$, a portion of one of these subregisters, and a NOR reduction, respectively. A register $A$ is declared in automaton $A 2$ also. The operations of $A 2$ all appear in the head portion of its AUtomaton declaration.

The listing obtained after Pass 1 summarizes the declared facilities and their relations. Since two A registers are declared in parallel blucks, the name of one is changed to $A " 1$ so that the two may be distinguished. The declared operations are listed with indentation used to indicate the nested relations of blocks. Block structure errors would be easily identified.

Pass 2 replaces secondary names and ldentifiers with tneir primary equivalents. A careful examination of the results after Pass 2 indicates that operation $A+X$ in state $S$ becomes $A+F(\square E$ when $X$ is replaced. Then
secondary names are removed giving $A+D(4: 1)$ qD(8:5). The operations of state $T$ require that secondary names $F, B, C$ and $E$ be replaced with their primary equivalents. Then $Z$ within "if-then" punctuation is replaced with $\neg^{+} / \mathrm{Y}$ is replaced with $\neg+/ \mathrm{F}(3: 2)$ is replaced with $\neg+/ \mathrm{D}(2: 1)$. Note that state statement syntax is also converted to "if-then" syntax in Pass .. A state decoder network on automaton register Al is prescribed by equations in the head of the SYstem declaration at this point.

Pass 3 distributes conditions over sets of operations and removes AUtomaton declaration syntax. The results listed indicate that five internal signals named "double-quote-integer" have been formed in order to simplify the expression of conditions on operations. Each of the conditioned operations can be traced back to the source DDL description. "Go to" operations are converted to conditioned transfers to the automaton register.

Pass 4 eliminates the concatenation operations. As a first example observe that
:P*S! A<-S*D(4:1)CD(8:5).
is broken to
!P*S! A(1:4)<-S*D(4:1).,
: P*S: A(5:8)<-S*D(8:5).
Pass 5 gathers operations with the same left operand. The operations !P*S: A(1:4)<-S*D(4:1)., !P*"5! A(1:4)<-"5*D(4:1).
are gathered to
:P*S+P*"5: A(1:4)<-S*D(4:1) + "5*D(4:1).
No logic minimization or even simplification is performed as part of the gathering process.

In Pass 6 the $A$ and $D$ registers of automaton Al are partitioned and transfer -tatements are developed for each subfacility. Pass 5 proviaes the following transfers to the A register or some part of it.
!P*S + P*" $5!\mathrm{A}(1: 4)<-S * D(4: 1)+$ " 5 * $D(4: 1) .$, :P*S + P*" 5 : A(5:8)<-S*D(8:5) + "5*D(8:5).,
!P*"3: A<-"3*D.
The last of these operations invoives the entire A register; the others involve a part of it. Pass 6 partitions the $A$ register to $A(1: 4)$ and $A(5: 8)$, and forms the correct transfers to each of these subfacilities.

The $F$ table as it appears after Pass 6 is listed as the final result of this example. Facility names are followed by left and right subscripts and facility dimensions. The next colum indicates the type of the facility with negative entries ( -1 for SYstem, -6 for REgister, -9 for TErminal, etc.). Positive entries point to the row of the parent facility. The final colums point to the beginning and ending points of facility operation statements in the DDL string.

$\ddot{n}$
D:
$7:$
$r:$
4 :
$11:$
$11:$
$18:$

$$
2.011 \text { 101..1Itat+4< }
$$

$\langle r+>2(r)=r(c: u) \| E(5: 7), L(n: 1)=r(4)(r(\nu: r)$.

$$
=1(s: e), c=1+11
$$

$$
\langle: 1\rangle:(1): i<-x,->1
$$


$4<1<4<-\infty \ldots$
$\rightarrow$
13:

$$
\langle A l j\rangle=1(r): r:
$$

$\ddot{-} \quad \ddot{v} \quad \ddot{\sim} \quad \ddot{j}$
<ri>s, w, Jonor.





```
NasSi--FmCILItIES lutwidrlef
```

```
CEClamEu raCll\IIES
    <Sy> cal
    <Tl> P(1:1)
                                <AL> Al
                                <we\rangle f(1:0) = r(c:u)|C(5:7)
                                0(N:\)=t(1:山)(r(s:z)
                                <ll> x(1:1)
                                Y(1:1)
                                <(1:1)
        <ST> b
                        I
                        !!
        <Al> ac
        <nt> 4"1(1:<u)
                            O(1:24)
```


(i)
〈Sy> ex1:
〈ば〉 al: $-:$
〈SI>
S: A<の^, ->I.

J《1 ->>
し: ->s,
: $r$
s 01.2asel
- 1uc!e-6
-2うこんくース....


## 



```
<Au\rangle 41:r:
            Jミj A<-U(4:1)(6:(H:S), ->1..
```



```
                    1T+/U(2:1)। ->ड; - >U...
            |uJ=2S.
                :D(2:1)
                    #リリ2 i<<<|
                    51:\ U< U-A
```





```
<Sr>EA1: S=*/A1'0le.
1=*/i=1'11.e
L=*/i!'2iご
"1=1*T+1;(c:1),
    **=T* + (T+/C(く:1)).
```



```
    **=し*(*/ごく:1)'1こ己).
Ny=u*(*ノ(む:1)'くuて),
```



```
Jr*S! il<-S=l:2 ..
Jr*1j ( (a:1)<-r*A(1:3)(A(0).,
|P*\! u(r:5j<=1*!u゙)4 ...
jF*"11 & l<="1*NLZ
```






```
jF*"bl a<-"S:[(a:1)[U(土:ち)..
JんJ G"l&O-..
1+1 e<<-"!..
```



$u=* / m 1$ civく
" $1=1 *+1(E) 1)$ 。
" $\quad=1 *+(\uparrow+/ n(<: 1))$ 。

" $4=\left(1 * 1!(c: 1)^{1} 1: c\right)$ 。
"ら=u*(*)(c:l)'cur ).
JP*SJ $4(1: 山)<e s *(f: 1) .$.




1-*11 (


JH*U aiくーU*Uしく . .




Jトリバ1くロー.。


```
<Sr> 上\1: うこ*/小1'00Z .
    1=*/4」'lu己.
    !=*ノム1'こうご,
    "1=l*T+ル(く:1).
    "こ=T*9(T+/C(2:1)).
    "s=l*(*/v(c:1)'uC(< ).
    "u=u*(*)刀(2:1)'102).
    "!=1,**/0(く:1)'20己 ).
    JP*S + +*"乌) A(1:4)<-S*し(u:1) + "り*C(4:b)..
```




```
    |F*i| !(4:く)<-1**(1:5)..
    |ト*1) E(b)<-I*A(4;..
    1**| し(M:y)<-l-lucu ..
    Jデ"3| A<-"3*じ.。
    |が"4| こくー"い**..
    Jf! a"1<-i=..
    || C<-a"!...
```

    -
    
〈ぶ〉 exl: s=\#/al'Uuぐ
1こ*ノ』1'1しく 。
した $=1+1^{\prime}$ どこ
"1=1* + +ノしく: よ) 。
"2こう* (**/U(く: 1) )


" $り=1 *(* /(2: 1)$ '《uて ) 。







ff1 $0<\cos ^{*}$..



```
<Sr> ヒ\I: J=*/A1'00己
    IE*/G1'1)Z
    リミ*/ム!'てこる -
    "1=1*T+/し(く:1).
    n}2=T*\uparrow(\uparrow+/C(2:1))
    "g=l*(*/v(<:1)'UDC) ,
    mu=u*(*/O(2:1)'102).
    "!=U*(*/0(<:1)'2DZ ),
```





```
    jr*ij L(&:<)<<l*A(1:3)..
    Jト*1) こ(1)<-I*A(#)..
```





```
    JF! Anl<03...
    j~J e<<anl..
```

    RASSOー=SLHFALILIIIES LISJしINEL
    <sir exl: s=*/al'vuc .
にキノル1'1しく 。
しだノ」1'えでで
"1=1* $\uparrow+1$ (c: $)$ 。

"دニし*(*)(2:1)'ひし己) 。

"ちこし*(*/: (る:1)'くuて ) 。






JF। an $1 \ll=$...
Jf1 o<- *i..

racillit tarle

4. THE SIMULATOR (DDLSIM) [35]

DDLSIM is a program for simulating digital systems described using DDL. The simulator has a simple, powerful and completely free-format command language that provides the user with complete control over the simulation process without requiring that the DDL system description be modified. DDLSIM does very extensive error-checking of described systems, simulation control cards, and the simulation process itself. Self-explanatory messages that pin-point errors are issued.

Digital systems to be simulated are first described in DDL. This description is translated by DDLTRN into a set of Boolean equations and Register Transfer expressions. These can be used for implementation or simulation of the digital system. They, together with other data structures and tables established by DDLTRN constitu'e the system description required by DDLSIM. This description is pre-precessed by the simulator to establish data structures and tables that permit more efficient and controlled simulation.

The original and translated DDL descriptions of a system neither contain any information for controlling simulation nor do they supply any input data for simulation. These items are supplied by a second source to DDLSIM, a simulation deck. This deck consists of simulator control declarations described using a situlator command language that is not unlike DDL. Twelve different declaration types are available for selecting options and supplying control information, parameters, and data for simulation. Every simulation job consists of :

1. processing the system description,

2, processing the simulation deck, and
3. simulation of the system.

The following notational conventions are used in subsequent sections to describe the syntax of translated DDL and to define control language sy ${ }^{2}$ ax.

Script characters - an item of the language. Item $\alpha$ will be defined in terms of items $\beta$ and $\gamma$ with notation

$$
\alpha: \beta, \gamma
$$

which is read "an $\alpha$ is a $\beta$ or a $\gamma$."


Blanks have no significance in syntax descriptions just as they have no significance in DDL or the DDLSIM control language.
4.1 SIMULATION MODELS

As mentioned earlier, Boolean equations ( $B E$ ) and Register Transfer Expressions (RTE) generated by DDLTRN constitute the system description required by DDLSIM. The models of combinational networks and registars used by DDLSIM is the subject of this section.

### 4.1.1 Terminals, Element Inputs, and State Terminals

The terminals, element inputs, and state terminals declared in a system are described using BEs. In addition, DDLTRN generates BEs for a number of intermediate signals. All such BEs constitute the combinational portion of a system. They are first sorted into an ordered list according to the level of their operands, i.e., if a terminal $A$ is used in the $B E$ for another terminal $B$, A will appear before $B$ in the sorted list. However, if the system contains loop(s) in it's combinational portion, it is not possible to sort the equations in this
manner. In such cases the BEs constituting the loop(s) (or loop equations) are separated from other BEs. The remainder of the $B E s$ are then sorted into an ordered list as described Loop equations are then added to the sorted list at an appropriate point.

During simulation the combinations: portion of a system is s.imulated at the $B E$ level. BEs can vary from a simple sum-of-products form to the most complex and compound of forms. The BEs are evaluated in the order established by sorting with the loop equations being simulated repeatcily until their output values stabilize. Failure of a loop to stabilize after a fixed number (determined by the characteristics of the loop equations) simulations, indicates instability in the loop. In such a case a warning is issued to the user and the simulation is continued with the last computed values for the loop equations taken as their final values. Thus DDLSIM also permits the simulation of systems having loops in their combinationa: portion.

### 4.1.2 Delays

The delays declared in a systemíusing <DE> declarations of DDL or DDLSIM) are also described using BEs. These delays are assigned their delay time periods ( $\Delta s$ ) using <DElay> declaration of DDLSIM (see Sec. 4.2.4). All the delay facilities are assumed to be inertial delays, i.e., an output signal(s) will assume a new value(s) $\Delta$ time units after it's input prescribes that change, if and only if the input signal prescribes that value for at least $\Delta$ consecutive time units. Unlike the BEs discussed above, the BEs for delays are not sorted in any particular order.

Duriny simulation each delay is simulated at the $B E$ level with specified inertial delay assigned to it's output. The new computed
value(s) for each delay is compared with its present output value(s). If they are different, a future event at $\Delta$ time units from present simulation time $T$ is scheduled to carry out the change(s) in the output vaiue(s). However, if the $B E$ does not continue to prescribe the change for at least the next $\Delta$ time units, the scheduled event is cancelled and Li.e output(s) of the delay remains unchanged.

It is possible to assign the same delay time $\left\lfloor t_{d} / 2\right\rfloor$ (see Sec. 4.2.2, 4.2.5) to all the BEs for the combinational portion (see Sec.4.2.1) of the system by setting flag number 13 (see Sec. 4.2.14) In such a case ail these facilities become equivalent to delays. It is important to note that the delay time assigned to these $B E s$ is the same for all of them, irrespective of their complexity.

### 4.1.3 Reg!sters

The registers declared in a system are described using RTEs. RTE consists of a Condition Expression (CE) followed by a Transfer Expression (TE). RTEs generated by DDLTRN have the following general syntax:

|  | $\begin{aligned} R T E & :\|C E\| T E . \\ C E & : C+C]^{n} \end{aligned}$ |
| :---: | :---: |
| Condition term | $c: C_{c} * C_{\ell}, c_{l}$ |
| Clock condition | $C_{c}$ : global condition in the heading of an <AU> declaration of DDL, a clock disclared in a <TI> declaration of DDL. |
| Load condition | $\begin{aligned} & C_{l}: 6 \text { with } \delta_{w}=1 . \quad \text { (see Sec. 4.2.1) } \\ & T E: 6+E \end{aligned}$ |
| Load expression | $E: e[+e]^{n}$ |

Expression term $e: \quad C_{l} * V_{e}$ Load value $\quad V_{e}:$ an expression

Example: $\mid \mathrm{P}$ *LDX + P*ORXY + P*LDY | ACC + LDX*X + ORXY* (X+Y) + LDY*Y. In the example $P$ is a clock; ACC, $X$, and $Y$ are all registers having dimensions of 24 ; LDX, ORXY, and LDY are terminals declared using appropriate declarations. The $C E$ in this example has three condition terms specifying the conditions for performing different register transfers on ACC. All the register transfers in this case are carried out under the control of the same clock $P$. In the RTE for registers declared as global facilities and used in different automata, each having a separate clock or global condition, the CEs may have different clock conditions $C_{C}$. For each condition term $C$ in the $C E$, there is a corresponding expression term $Q$ in the $T E$. When a load condition $C_{\ell}$ becomes true (logic 1) and the corresponding clock condition $C$ performs a 0-to-1 transition, the next-output value for the register is computed using the load value $V_{e}$ from corresponding expression term $e$. On the next 0-to-1 transition of the $C_{C}$, this next-output value becomes the present-output value.

During simulation CEs for all the registers are evaluated only at certain event-times (see Sec. 4.3). On a 0-to-1 transition in the value for a $C E$, the corresponding $E$ is evaluated and the computed value is stored as the next-output value for the register. On a 1-to-0 transition of the same $C E$ at some future evaluation, the next-output value for the register becomes it's present-output value. In order to make simulation fast and efficient, CEs are evaluated only at event-times at which 0-to-1 or l-to-0 transicions of cloc's conditions take place. It is not possible to have a 1-to-0 and 0-to-1 transitions for the same CE at the same
simulation time $T$. It is possible to simulate asynchronous sequential systems using DDLSIM.

The simulation model used for a register is very similar to a GL (gate and latch) filp-flop. A logical OR of load conditions $C_{\ell}$ from CE constitutes the Boolean equation for the GATE of the flip-flop, $E$ from RE constitutes the LATCH equation for the flip-flop, and a logical OR of the clock conditions $C_{C}$ from $C E$ constitute the CLOCK of the flipflop. (See the figure below)

### 4.1.4 Memories

The memories declared in a system are also described using RTEs. A RTE for a memory is similar to that for a register with an address specified for the facility f, i.e.,
menory $\delta: f(a)$
address expression $a$ : an expression
The simulation model used for memories is also similar to that used for registers. For memory-write operations the address expression $X$ is evaluated on a 0 -to-1 transition of the associated $C E$ and the computed value is stored as the address of the memory location. On the next 1-to-0 transition of the condition expression $C E$, the contents of the addressed location are changed to the supplied value. Memory-read operations are instantaneous, i.e., contents of the referenced memory location are fetched immediately.


### 4.2 SIMULATOR COMMAND LANGUAGE AND DECLARATIONS

The DDLSIM command language consists of twelve different types of declarations for supplying parameters, input data, options and other control information necessary for simulation. The language is largely free of format restrictions. Card images are scanned in turn from left to right. Any declaration $x \wedge y$ start at any point and end at any later point in the card deck. A declaration can be continued on as many cards as necessary; more than one declaration can be supplied on the same card. The start of a dcclaration automatically ends the previous declaration. The last declaration i. a simulation deck is ended by an End-Of-File (normally a card having ' $\$$ ' in the first column). In general, the order in which the declarations are specified is not important. It is possible to have more than one declaration of the same type. Everything following the vertical line character (!) on a card is treated as a comment, and is not processed as a part of a declaration. Scanning continues on the next card. This provides the capability of having inline comments in a simulation deck.

Each card from a simulation deck is processed sequentially by the simulator. First it is printed together with it's sequence number. It is possible to suppress echo printing of the simulation deck by turning the list option off, i.e., resetting Flag 1.

Each simulator declaration has the general syntax
<Declaration-id> Body

Each declaration begins with a left angle (<) followed by a Declarationid that identifies the type of the declaration. Only the first two characters of the Declaration-id are examined by the simulator. The Declarationid is terminated by a right angle (>). All declarations except the
<SImulate> declaration have a Body foilowing the heading.

### 4.2.1 Facilities

Facilities are defined here as in DDL to be any piece of hardware declared in a digital system including terminals, registers, memories, and assemblage of hardware, clociss, delays, etc. If a facility name $\boldsymbol{o}_{n}$ excteds 8 characters, only the last 8 characters are retained. If a facility has dimension greater ihas one, individual elements are identified by appending a non-negative integer subscript $S_{1}$ enclosed in parentheses to $\sigma_{n}$. A range of eiesents of a facility is identified by using a DDL subscript range i.e., $\delta_{n}\left(S_{1}: S_{2}\right)$. A script letter 6 will be used to represent a ficisity or a part of it.

$$
\begin{aligned}
& \delta: \sigma_{n}\left(S_{1}: S_{2}\right), \delta_{n}\left(S_{1}\right), \sigma_{n} \quad \text { where } \\
& \delta_{n}\left(S_{1}\right)=f_{n}\left(S_{1}: S_{1}\right) \\
& \sigma=\epsilon_{n}\left(S_{\ell}: S_{n}\right) \\
& S_{\ell}=\text { subscript for leftmost element of } \dot{o}_{n} \text {. } \\
& =\text { subscript for rightmost element of } f_{n} \text {. }
\end{aligned}
$$

Facility width $\dot{\sigma}_{w}$ of a facility $\delta$ is defined as the total number of elements in it, i.e.,

$$
h_{w}=\max \left(S_{1}, S_{2}\right)-\min \left(S_{1}, S_{2}\right)+1
$$

During simulation one machine word is used to store the values of facility 0 . The SEL 32 machine has 32 bits per word. Hence it is necessary that the facility width $\sigma_{w}$ for any facility $\sigma_{w}$ in the system not exceed 32 , i.e., $j_{\omega} \leq 32$. However, $S_{\ell}$ and $S_{r}$ may have larger values; only their difference is restricted.

A facility list $\ell_{f}$ is defined as a list of facilities 6 separated by commas, i.e.,

$$
\ell_{6}: 6[, j]^{n}
$$

Whether a specific facility can be used in a facility list for a specific type of declaration is determined by both the type $\sigma_{t}$ of the facility and the type of the declaration. The following facility types exist for DDLSIM.
ót $_{t}$ : System clock, Register, Memory, Terminal, System delay, Element input, Element output, State terminals, Trigger, Simulation delay, Simulation clock, List name.

Every facility 6 used in a DDLSIM declaration must satisfy exactly one of the following conditions:

1. $f$ is declared in the DDL description of the system.
2. 6 is declared during the present simulation run using a <CLock>, <DElay>, <TRigger>, or <LIst> declaration. The type of declaration in which 6 appears determines its type $\sigma_{t}$ which cannot be changed for the remainder of the simulation job.
3. 6 is declared during any previous simulation run as discussed in 2 above.

### 4.2.2 Numbers and Data Lists

$T_{\text {MAX }}$ - a decimal integer having the value $\left(2^{31}-1\right)$.
$P_{M A X}$ - a decimal integer having the value ( $2^{16}-1$ ).
$n_{i, j}$ - a decimal integer $n$ in the range $i \leq n \leq j$ where $i$ and $j$ are each non-negative decimal integers. Whenever $j$ is not specified $j=T_{M A X}$ is assumed; whenever $i$ is not specified $i=0$ is assumed.
$n_{i, j}^{p}=n_{i, j}$ enclosed in parentheses
$n_{i, j}^{p}:\left(n_{i, j}\right)$
$R$ - Repeat factor, a positive decimal integer $R: n_{1}$

A repeat factor $R$ can be used before a data value or parameter value, i.e.,

## R*value,

to indicate that the same value is to be repeated $R$ times in the list.

T -Simulation time
$T: n$
$t_{d}$ - Default time period
$t_{d}: n_{1}, p_{\text {MAX }}$
Data is described with the following syntactic structures.
$d_{B}$ - a binary digit
$d_{B}: 0,1$
$d_{0}$ - an octal digit
$d_{0}: 0,1,2,3,4,5,6,7$
$d_{D}$ - a decimal digit

$$
d_{D}: \quad 0,1,2,3,4,5,6,7,8,9
$$

$d_{H}$ - a hexadecimal digit
$d_{H}: \quad 0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F$
$d_{G}$ - a general digit excluding the hexadecimal digits $B$ and $D$.
$d_{G}: \quad 0,1,2,3,4,5,6,7,8,9, A, C, E, F$
B-a binary number
B $[+,-] \mathrm{B} d_{B}\left[d_{B}\right]^{n},\left([+,-] B d_{B}\left[B d_{B}\left[d_{B}\right]^{n}\right)\right.$

0 - an octal number
$0:[+,-]_{0 d_{0}}\left[d_{0}\right]^{n},\left([+,-]_{0}\left[d_{0}\right]^{n}\right)$
D - a decimal number
$D:[+,-] D d_{D}\left[d_{D}\right]^{n},\left([+,-] D d_{D}\left[d_{D}\right]^{n}\right)$
H - a hexadecimal number
$H:[+,-] H d_{H}\left[d_{H}\right]^{n},\left([+,-] H d_{H}\left[d_{H}\right]^{n}\right)$
$N$ - a binary, octal, decimal or hexadecimal number.

$$
N:[+,-] d_{G}\left[d_{H}\right]^{n},\left([+,-] d_{G}\left[d_{H}\right]^{n}\right)
$$

Optional leading minus signs (-) before any of above five types of numbers specifies the 2 's complement of the number. 1 's complement encoded negative numbers are obtained by setting Flag 10 (see Sec. 4.2.13).
$N_{2}$ - Data value
$N_{2}: B, O, D, H, N$,
$N_{1}$ - Data spec
$N_{1}:[R \star] N_{2}$
$\ell_{d}$ - a data list consisting of data specs separated by commas. $\ell_{d}: N_{1}\left[, N_{1}\right]^{n}$

Whenever a data value is specified as a number $N$ without leading radix specification, the default radix is used for computing the value of number. The default radix of 8 (octal) can be changed to 2 (binary), 8 (octal), 10 (decimal), or 16 (hexadecimal) by setting flag numbers 2 thru 5 (see Sec. 4.2.14 respectively. Resetting these flags returns the radix to the default value of 8 (octal).

### 4.2.3 <CLock> Declarations

This declaration provides a means for specifying or changing the time period, pulse width and phase of clock facilities. It also permits users to declare new clocks to be used to control simulation input and
output activities. Syntax for this declaration is as follows:
<CLock> Body


Time period $P$ - the $P$ field specifies the time period of a clock. In the above example each clock has a time period of 100 in some arbitrary units. Pulse width $\mathbb{W}$ - This is an optional field specifying the time $\mathbb{W}$ for which a clock remains at logic 1 during any clock period $P$. For the remaining time $(P-W)$ the clock remains at logic 0 . When the pulse width is not specified along with the time period, the following default value $W$ is used.

$$
w=\lfloor P / 2\rfloor
$$

In the example a pulse width of 30 units is supplied for both $\operatorname{CLOCK}(1: 5)$ and CLOCK2. CLOCK3 is assigned a pulse width of 30 units. No pulse width is explicitly specified for CLOCK1(6:10), hence a default value of $\lfloor 100 / 2\rfloor=50$ units is used as the pulse width.

Phase $\theta$ - At the start of a simulation $r$ i. i.e., $T=0$ a clock with a
period $P$ and the pulse width $W$ is set to start at logic 0 . It remains at logic 0 for the next $(P-W)$ time units; then a $0-t 0-1$ transition takes place. For the next $W$ time units, it stays at $\log i c 1$; then a $1-t o-0$ transition takes place and the cycle is repeated. The occurrence of the first and every subsequent 0 -to-1 transition can be advanced relative to the starting of simulation by specifying the phase $\theta$.

1. For $\mathfrak{f}$ hase $\theta<P-W$ a clock starts at logic $O$ and has it's first $0-$ to-1 transition at $(P-W-\theta)$ time units after the start of simulation.
2. For phase $\theta=P-W$, a $0-$ to-1 transition takes place at $T=0$. The default value for $\theta$ is zero. In the example a phase of 50 units is specified for CLOCK1(1:5) and CLOCK2. Since no phase specification is given for CLOCK1 (6:10) and CLOCK3, $\theta=0$ is assumed for them. Waveforms for these clocks are shown below. Note that it is necessary to specify pulse width $W$, if it is desired to specify phase $\theta$.

During a simulation run, none of the parameters, $P, W$, and $\theta$ can be respecified for a clock facility. These parameters remain effective in all subsequent runs until :especified.

CLOCK1 (1:5)
CLOCK2

$$
P=100, W=30, \theta=50
$$

$P=100, W=50, \theta=0$ $\qquad$

As mentioned earlier this declaration allows new facilities to be declared as simulation clocks. Since these clocks cannot affect the activity within the system itself, they are a source of periodic signals which can b_ used to control input, reinitialization, output, etc., during simuiation. They can be used in realizing signals with complex waveforms that are needed to control various activities during simulation. Simulation clocks may also be used as sources of input signals to the networks being simulated.

Each facility $f$ from clock list $\ell_{C}$ is assigned parameters $t$ from associated time ifst $_{t} \ell$. Insufficient or excess data in time 1 ist $\ell_{t}$ will result in a non-fatal error (see Sec. 4.4 for errors). In the case of insufficient data, default parameters are assigned to facilities remaining in $\ell_{c}$.

### 4.2.4 <DElay> Declarations

This declaration provides a means for specifying delay time $\Delta$ for delay facilities. Syntax for this declaration is very similar to that of the <CLock> declaration.

$$
\begin{array}{ll}
\text { <DElay> } & \text { Body } \\
\text { Body } & {[\ell /,]^{n} \ell[/]}
\end{array}
$$



DELAY1 (1:2) and DELAY2 are each assigned a delay time of 100 units. DELAY1(3:5) is assigned a delay time of 50 units.

All the delay facilities are assumed to be inertial delays, i.e., an output signal(s) will assume a new value(s) $\Delta$ time units after its input signal prescribes that change, if and only if the input signal prescribes that new value for at least $\Delta$ consecutive time units. As an example of inertial delay assume that waveform $A$ below serves as the input sigral to both DELAY1(1) and DELAY1(3). Waveforms B and C represent the actual output of DELAY1(1) and DELAY(3) respectively.


Delay time period A can not be respecified within a simulation run. Once specified, A remains effactive in all subsequent simulation runs until respecified.

Like the <CLock> declaration, this declaration also allous a user to declare new delay facilities that may also be used for controlling various activitics during simulation.

Every delay facility from $\ell_{d}$ is assigned, in turn, delay times from the associated time list $\ell_{t}$. Insufficient or excess data in $\ell_{t}$ will result in a non-fatal error. In the case of insufficient data, the default delay time (4.2.5) is used for remaining facilities in $\ell_{d}$.

### 4.2.5 Default Values for Clock Parameters and Delay Times

Before any simulation can be performed, it is necessary to assign clock parameters to every clock facility and delay time to every delay facility. Values specified through <CLock> and <DElay> declarations are used for specified facilities. For the remaining clock and delay facilities, default values are used. A default time period $t_{d}$ is used in determining the default values.

1. Default clock parameters

$$
\begin{array}{ll}
\text { Default time period } & P=t_{d} \\
\text { Tiefault pulse width } & \omega=\left\lfloor t_{d} / 2\right\rfloor \\
\text { Default Phase } & \theta=0
\end{array}
$$

2. Default delay time period $=\left\lfloor t_{d} / 2\right\rfloor$

At the start of a simulation job $t_{d}$ is set to a value of 2 . If any <CLock> or <JElay> declaration is encountered in the simulation deck, the value $t_{d}$ is changed t.o

$$
t_{d}=\min (P, 2 \Delta) \text { where }
$$

$P$ is any clock period specified, if none $P=2$, and $\Delta$ is any delay time specified, if none $\boldsymbol{\Delta}=1$.

### 4.2.6 SINitialsze> Declaration

This declaration provides a means for initializing the output value(s) of delays, registers, memories, element outputs, primary input signals, terminals and triggers with delays. Syntax for this declaration is as follows:

## <INitialize> Body

Body

$$
:[\ell /,]^{n} \ell[/]
$$

L1st

$$
\ell: \ell_{i} / \ell_{d}
$$

Initialize List $\ell_{i} \quad: \ell_{f}$ where
Facility type $\sigma_{t} \quad:$ system delays, simulation delays, registers, memories, element outputs, primary inputs, terminals, and triggers with delays.
$\ell_{d} \quad: \quad$ Data list (see Sec. 4.2.2.)
Every facility $\sigma$ from $\ell_{6}$ is initialized to a specified value obtained from the associated $\ell_{d}$. Insufficient or excess data in $\ell_{d}$ will result in a non-fatal error. If data in $\ell_{d}$ is insufficient, remaining facilities from $\ell_{i}$ are initialized to default values. EXAMPLE: <IN> INPUT, MEM(0:1023)/B1011,1024*0/

INPUT (declared as register having width 4) is initialized to the binary value 1011 and the first 1024 locations of MEM are all inftalized to 0.

Before any simulation can be performed during a run, it is necessary to define output values or initialize all the facilities. Fer all the facilities initialized through an <INitialize> declaration(s), specified values are used. For remaining facilities initial values are determined as follows:

1. Delays, Registers, Element outputs, Primary inputs, Terminals, or Triggers with delays are all initialized to zero.
2. Memory locations are not initialized at all. They will have the same contents as at the termination of previous simulation run. For the first simulation run their contents are unpredictable.
3. Init fal values for Terminal, Triggers, and Element inputs without delays are determined by using intitial values for other facilities
and simulating the system at $T=0$.

### 4.2.7 <REad> Declarations

This decleration provides a means for establishing input data values for various facilities. Evntax for this declaration is as follows:

> <REad> Body
> Body : $[\ell /,]^{n} \ell[/]$

List $\quad l: m / l_{r} / \ell_{d}$
Mode $m: X, Y, Z$
Triggered or Mode, $X$ : $\sigma$ where $\delta_{w}=1$
Periodic or Mode, $\quad V: P[\theta]$
Period $P:{ }_{h_{1}}^{P} P_{\text {MAX }}$
Phase $\theta: n_{0, p}$
Specific Time or Mode 2 : $n$
Read List $\quad \ell_{r}: \ell_{f}$ where
Facility iype $\quad \sigma_{t} \cdot$ registers, system delays, simulation deleys, memory locations, element outputs, terminal or triggers or element inputs with delays

Data List $\quad \ell_{d}:$ same as in <INitialize>
Example: <TR> TR/EXINP+EXBIN1/ (see Sec. 4.2.15)
<CL> $\quad \mathrm{P} / 100(30) /$
<RE> $\quad$ TR/INPUT/1,2,3,4,-5/
As shown in the syntax, the READ operation may be carried out in three different modes:

1. Mode X -- Triggered Mode

In this mode a 0-to-1 transition of the triggering signal establishes a new set of input values, obtained sequentially from the associated data
list $\ell_{d}$, for the facilities specified in the associated read list $\ell_{r}$. At any simulation time input values are established before any other simulation activity except for updating of clocks and delay outputs. Hence, if the triggering signal itself is not a clock or delay facility, input values will be established at a time later than the actual 0-to-1 transition time of the triggering signal. In fact they are established at the next event time.
2. Mode Y -- Periodic Mode

This mode provides an easy means for establishing input values periodically. $P$ specifies the time period for performing the READ operation. The first READ operation is performed at $T=P$, the next at $T=2 P$, and so on. However, the first and all subsequent READ operations may be advanced relative to the beginning of simulation i.e., $T=0$, by optionally specifying the phase $\theta$. Thus, in the case of $P=100$, and $\theta=30$, the first READ oparation will be performed at $T=70$ (advanced by 30 ), the the next at $T=170$, and so on. When $\theta=P$, the first READ operation is performed at $T=0$. This is equivalent to initializing the associated facilities using an <INitialize> declaration.

In all cases except for $P=1$, an identical periodic READ operation can be obtained using a clock with period $P$, any valid pulse-width $W$ and appropriate phase $\theta$ as a triggering signal in mode $X$.
3. Mode Z -- Specific Time Mode:

In this mode the READ operation is performed only once at the specified time.

In Mode $X$ and Mode $Y$ read operations, data values are supplied in sets. The first set of values are used for the first READ operation,
and the next set is used for the second READ operation. These sets are not separated by any special delimiter. Instead they are grouped in the form of a single data list $\ell_{d}$. In Mode 2 only one set of data values are necessary.

### 4.2.8 <LOad> Declarations

This declaration provides a means for establishing the same input values repeatedly on specified facilities. Syntax for this declaration is as follows:
<LOad> Body
Body : same as in the <REad> except that the Load list $\stackrel{?}{\ell}$ is used in place of the Read list $\ell_{n}$.

Three modes of LOAD operation function in the same way as the three modes of READ operation. The only difference between LOAD and READ operations is the input data values used during successive operations. In the case of READ operations, a new set of data values is used for each successive operation. The LOAD operation uses the same data set repeatedly, requiring only one set of data values. This peculiar property of the LOAD operation provides an easy means for establishing identical conditions in the system at desired times. If the READ operation were used to achieve the same results, the same data set would have to be repeated for every occurrence of READ operation. The Mode $Z$ or specific time LOAD operation is identical in all respects to the Mode $Z$ READ operation.

The three modes available for READ and LOAD operations give a high degree of freedom in setting up data sets in an efficient manner. Each of these modes may be used more than once. More than one mode may be used in a simulation. All the data lists $\ell_{d}$ specified in <REad> and
<LOad> declarations are transferred to an incore buffer (if necessary to a disk data file) and retrieved from there whenever needed. This facility of having muptiple input streams for simulation is very helpful to the user.

More than one READ and/or LOAD operation may take place at the same simulation time. Simultaneous operations may attempt to establish input values on the same facilities. As long as they do not attempt to establish conflicting values, simulation will proceed, otherwise a fatal error condition results in an immediate termination of the current simulation run. A similar situation may arise with <INitialize> declarations. In this case remaining declarations for the simulation run ara processed before terminating that simulation run. This fatal error condition may be avoided by setting Flag 12 (see Sec. 4.2.14).

The following order is used in performing various input operations during simulation:

1. Periodic REad
2. Specific Time READ
3. Periodic LOAD
4. Specific Time LOAD
5. Triggered READ
6. Triggered LOAD

If more than one operations of the same type and same mode take place at the same time, they are performed according to their order in the simulation deck. This is one case in which the order of declarations may be important.

Insufficient data to complete a READ or LOAD operation during simulation will result in an immediate termination of the run. This
provides a means to terminate a simulate run without using the <STop> (see Sec. 4.2.11) declaration.

### 4.2.9 <OUtput> Declarations

This declaration provides a means for printing the values of various facilities at various instants during simulation. Syntax for this declaration is as follows: <OUtput> Body

Body : $[\ell /,]^{n} \ell[/]$
List $\quad \ell: m / \ell_{0}$
Mode

$$
m: x, y, z
$$

Triggered or Mode $X$
: 6 where $\sigma_{w}=1$
Periodic or Mode $y$
$: P[\theta]$
Period
$p: \quad{ }_{p}{ }_{p}, P_{\text {MAX }}$
Phase
$\theta: n_{0, p}^{p}$
Specific Time or Mode 2 : $n$
Output List
$\ell_{0}: \ell_{f}$ where $\sigma_{t} \neq$ memory
Like <REad> and <LOad: declarations, this declaration has three modes of operation. Values are printed when a specific output operation takes place. It is important to note that in the case of triggered or Mode $X$ output, 0 -to-1 transition of the triggering cignal causes the output values to be printed at the same time rather than the next event time as in case of READ or LOAD operations. This is due to the fact that output operations are performed after all other operations in a simulation step. More than one <CUtput> declarations may be specified. Any combination of the three <OUtput> modes may be used.

Values are normally printed in an octal format. They may be printed
in binary, octal, decimal or hexadecimal by setting the appropriate flag number from 5 to 9 (see Sec. 4.2.14). All values are printed in the same format.

Output formatting is done by the simulator with the objective of maximizing the total no. of facilities than can be printed. If one or more output operations occur at a simulation time only a single line of output is printed. The first entry in each line printed is the simulation time in decimal. Values for each facility specified in any output lists $\ell$ are printed in fixed columns. Facilities are allocated columns from left to right in the following way:

1. Triggered or Mode $X$ OUTPUT lists
2. Periodic or Mode $Y$ OUTPUT lists
3. Specific time or Mode 2 OUTPUT lists

If more than one lists of a mode are specified, they are allocated columns in the order of their specification in the simulation deck. If output values for all specified facilities cannot be printed due to lack of room, excess facilities are ignored and a message listing them is printed. Output values for two neighboring facilities are always printed. Output values for two neighboring facilities are always separated by at least one blank column. A heading of the names of the facilities along with the subscript(s), if necessary, whose values appear below is printed on alternate pages of the simulation report. If a complete facility is included in $\ell_{0}$, no subscripts are printed in the heading. When the value of a partial facility is to be printed, a subscript range is included in the heading. The name of a facility is normally printed in a horizontal format in the heading. A vertical format (in a column) is used if doing
so saves room on output line. A subscript range is indicated by two suc. scripts separated by a colon (:).

Whenever an output operation occurs, only the output values for facilities from the associated output list $\ell_{0}$ are printed. Other columns in the line are left blank. This tends to increase the readability of results. This feature of multiple output lists with each list having it's own output control may be used to make simulation reports look more informative. If the output values for one group of facilities change less frequently than those of another group, both groups can be printed with different periods. Such an output will clearly illustrate the actual activity within the system.
4.2.10 SDUmp> Declarations

This declaration provides a means for dumping the contents of specified memory locations at various instants during simulation. Syntax for this declaration is given below:
<DUmp> Body
Body : same as for <OUtput> except $\dot{o}_{t}$ : memory
A DUMP operation functions in a manner identical to the OUTPUT
operation. The print format is different, however. First, values for each specified memory facility are printed separately. For each facility, the first line printed indicates tine facility name, locations dumped and simulation time. Following this line a heading that separates addresses and contents of locations is printed. One or more linss of DUMP output follows. In each line the first entry represents the octal address of the first location in the line. The rest of the line contains the octal contents of the next eight locations. Various DUMP operations are carried out in the following order:

1. Triggered or Mode $X$ DUMPS
2. Periodic or Mode $Y$ DUMPS
3. Specific time or Mode 2 DUMPS

DUMP operations are performed before any OUTPUT operations within a simulation step.

### 4.2.11 <STop> Declarations

This declaration provides a means for stopping or terminating a simulation run at a specified simulation time or on a 0-to-1 transition of a triggering signal. Syntax for this declaration is as follows:
<STop> Body
Body : $m[, m]^{n}$
Mode $m: X, Z$

Triggered or Mode $X \quad: 6$ where $h_{w}=1$ Specific Time or Mode Z: $n$

It is clear from the syntax that more than one triggering signal or specific time may be specified to stop the simulation. More than one <STop> declarations may be specified. In any case the occurrence of a first stop event will cause the simulat: $\because$ for that run to be terminated. At a given simulation time stop events are simulated after all other events have been simulated. If no <STop> declaration is supplied for the current simulation run stop events, if any, from a previous simulation run are used for the current run.

Insufficient data to complete a READ or LOAD operation will result in an immediate termination of the simulation run. This condition is described as "END-OF-FILE ON INPUT." If one is sure of EOF terminations, <STop> declarations may be omitted altogether. Whenever simulation is
stopped or terminated a message describing the reason for こermination (a stop event or EOF on input) is printed and the simulator moves to the next simulation run. At the end of all simulation runs an "END OF SIMULATION" message is printed.

### 4.2.12 SLIst> Declarations

When a list of same facilities $\ell_{6}$ is used in a number of different declarations, it is convenient to identify the entire list with a single name. This name can then replace the list of facilities in all of the declarations. This is achieved by using a <LIst> declaration. This declaration provides a means for assigning a unique name to a list of facilities. Syntax for this declaration is as follows:
<LIst> Body
Body : $[\ell /,]^{n} \ell[/]$
List $\quad \ell: L / \ell_{j}$
List Name $L: \delta$ where $\sigma_{\omega}=1$
A list-name can be included in the facility list $\ell_{6}$ for a declaration only if the list of facilities identified by it can be directly used there. It is also possible to use list-names in defining new list-names. Nesting of list-names can be done up to any desired level. List recursion, i.e., using a list-name in defining itself, is not permitted. Once declared for a simulation run, list-name cannot be redefined in the same run.

For large systems, use of list-names will result in reduction of data structure storage space. List-names are most commonly used in <REad> and <LOad> declarations since it is necessary to respecify these declarations for each simulation run, if a <REad> or <LOad> declaration requires a
long facility list, it is very worthwhile to assign a list-name to these facilities and use the list-name in their place.

### 4.2.13 <SImulate> Declarations

As discussed earlier this declaration is used to separate different simulation runs in a simulation job. Syntax for this declaration is very simple:
<SImulate>

On encountering a <SImulate> declaration, simulation is performed for current run. If this simulation is terminated normally i.e., through a <STop> command or EOF on input condition, processing for the next run is initiated. If the termination is abnormal, the entire simulation job is terminated. Declaration- and parameters effective during one run are carried over to the next run as described below. Modifications and additions are easily made with sppropriate declarations.

1. Parameters for clock and delay facilities remain effective from one simulation run to the next; any parameter may be changed by using the appropriate declaration. New clocks and delays may also be declared.
2. Trigger expressions remain unchanged from run to run unless they are respecified. New trigger facilities may be declared for a simulation run.
3. <REad> or <LOad> declarations do not carry from one run to the next. <REad> and <LOad> declarations must be respecified for each run or replaced with new declarations.
4. <OUTPUT>, <DUmp>, and <STop> declarations are carried from run to run. However, supplying one of these declaration with a specified mode ( $X, Y$, or 2) will nullify all declarations from previous run
of that type and mode.
5. All flags are carried from run to run. Flags can be changed in dny way by including a new <FLag> declaration.
6. Lists are carried from run to run. If it is necessary to redefine a list the new definition must be declared before the list is used directly or indirectly in any declaration for the current run.

### 4.2.14 <FLag> Declarations

This declaration provides a means for selecting various options for simulation runs by setting or resetting associated flags. A flag number I.s associated with each option. Syntax for this declaration is as follows:

> <FLag> Body

$$
\operatorname{Bod} y: V_{0}\left[, V_{0}\right]^{n}
$$

Option Value $V_{0}:[r] F$
Flag Number $F: n_{1,14}$
If the flag number $F$ is not preceded by a complement sign $(r)$, the associated option is set, otherwise it is reset. An option may be set or reset as many times as desired. The Flag table provides a description of the option controlled by each flag number and the default value for the option. As shown in the table flag numbers 2 thru 5 are used to select the radix for input data. This option applies only to data values not having any explicit radix specification (see Sec. 4.2.2). Data values having explicit radix specifications are interpreted accordingly. If more than one of these options is set, only the last set option is used, i.e., <FL> 2, 4 is equivs!ent to <FL> 4. Moreover, reseting any of these opcions brings the default radix specification to it's default value of 8 (octal). Similar action is taken for output format selection flags 6 thru 9.

|  | FLAG TABLE |  |
| :--- | :--- | :--- |
| Flag | Significance | Default |
| 1 | Print source card images | Set |
| 2 | Binary data input | Reset |
| 3 | Octal data input | Set |
| 4 | Decimal data input | Reset |
| 5 | Hexadecimal data input | Reset |
| 6 | Binary output format | Reset |
| 7 | Octal outpit format | Set |
| 8 | Decimal output format | Reset |
| 9 | Hexadecimal output format | Reset |
| 10 | Use l's complement notation | Reset |
| 11 | Write processed system to file | Reset |
| 12 | Do not abort on "conflicting inputs" error | Reset |
| 13 | Simulate comb. portion of the system with delay | Reset |
| 14 | Not used |  |

[^1]without requiring that the DDL system descripiion be modified. The syntax for this declaration is as follows:
<TRigger Body
Body : $\left[t_{E} /,\right]^{n} \quad t_{E}[/]$
Trigger expression $t_{E}: t_{f} / E$
Trigger facility $t_{j}: \delta$ where $\sigma_{w}=1$
Expression $E$ : aic expression
Example: <TR> TR/EXINP+EXBIN1
The expression $E$ in the above syntax is a logical expression which can vary from simple sum-of-products form to the most complex and compound of forms. It defines the associated trigger facility $t_{f}$. A trigger facility may be used in defining other trigger facilities. Looping or trigger facilities, i.e., using a trigger facility directly or indirectly to define itself, is not permitted, however. In the example trigge: TR is defined as the logical OR of EXINP and EXBIN1. Both EXINP and EXBIN1 have been declared to be states of an automaton. The automaton waits in each of these states for data from an input device. The input device can be simulated using a triggered <REad> operation with TR as the triggering signal as shown in the example in Sec. 4.2.7.

A trigger facility cannot be redefined during a simulation run. The definition of a trigger facility remains effective in all subsequent runs until respecified. A trigger facility may be assigred a delay time $\Delta$ using a <DElay> declaration. Similarly a delay declared daring simulation may also be defined using a <TRigger> declaration. For such facilities, both the delay time $\Delta$ and the expression $E$ remain effective in subsequent runs until respec if ied.

### 4.3 SIMULATION ALGORITHM

DDLSIM is a table-driven, event-oriented simulator. Time is treated as a discrete quantity and advanced from event time to event time where the following actions are considered by the simulator to be events:

1. Zero-to-one transitions of ciocks. During these events data input signals to registers and memories are sampled, and next values of register and memory contents are computed and saved.
2. One-to-zero transさtions of clocks. During these events register and memory contents are updsted to new values.
3. Delay lines taking new values.
4. Simulator input, output and control avents.

The simulator maintains a list of events to be executed in the future. Simulation is performed only . event-times. The simulation clock is always stepped from one event-time to the next event-time, no simulation being performed for the intermediate time interval. The absence of any event during these intermediate time intervals implies that no chinge is taking place in the system. For each event-time tests are performed to establish the need for simulation. Simulation is performed at event-time only if needed. A periodic event causes a future event to be scheduled.

Event time simulation makes the units used for time specification unimportant. Any arbitrary units can be used. The number of events simulated and not the number of time units elapsed determine the computer time consumed by a simulation run. Since the largest integer handled by the SEL 32 machine is $\left(2^{32}-1\right)$, it is necessary to keep the simulation termination time within this limit. It is suggested that smaller
time periods be used for long simulation runs to avoid overfiow of the simulation clock.

At a given event-time various events, if present, are processed in the following order:

1. Zero-to-one transitions of clocks
2. One-to-zero transitions of clocks
3. Change of output values for delays
4. Periodic or Mode $Y$ READ operations
5. Specific time or Mode 2 READ operations
6. Periodic or Mode $Y$ LOAD operations
7. Specific time or Mode 2 LOAD operations
8. Periodic or Mode $Y$ DUMP operations
9. Specific time or Mode 2 DUMP operations
10. Periodic or Mode $Y$ OUTPUT operations
11. Specific time or MODE 2 OUTPUT operations
12. Specific time STOP operation

After processing these events different simulations steps, if necessary, are performed in the following order:

1. Triggered or Mode A <REad> operations are completed
2. Triggered or Mode A <LOad> operations are completed
3. If there were any new one-to-zero transitions of clocks declared in the DDL description or combinational clocks, 1.e., signals generated using zombinatioral $\log i c$ and used as clocks for registers, output values for affected Registers or memory locations are changed to their new values.
4. If necessary, the combinational portion of the system is simulated. If any new one-to-zero transitions of combinational clocks are detected, Step 3 and 4 are repeated until no more one-to-zero transitions occur.
5. If any one-to-zero transitions of system clocks oL combinational clocks were registered, new output values are computed and saved for affected registers and memory locations.
6. If necessary, delays are simulated to compute new future output values.
7. Triggered or Mode $X$ DUMP operations are completed
8. Triggered or Mode $X$ OUTPUT operations are $=0 m p l e t e d$
9. Triggered or Mode $X$ STOP operations are completed

This procedure is repeated until the simulation is terminated.

### 4.4 ERRORS

DDLSIM performs very extensive error checking. On detection of an error, an error message is printed. Whenever possible an attempt is made to pin-point the error. Error messages are printed in one of the two formats discussed below.

1. Error messages which can be associated with a card in the simulation deck resulting from syntax errors are printed in the following format. The card containing the error is printed (if not already printed) with a vertical bar ( $\left.\begin{array}{l}1 \\ 1\end{array}\right)$ placed under the column containing the error or the column next to the item containing error. A dotted ifne starting from the column next to vertical bar ( $\mathbf{1}_{1}^{1}$ ) and terminating with the error message on right end of the page is printed. Example: <CL> CLOCK1(185) CLOCK (6:10)/2*100/

INVALID DELIMITER
Processing of the remainder of the declaration and the simulation deck is continued by skipping to an appropriate position in the declaration.
2. Errors which cannot be easily associated with a particular card in the simulation deck are printed in this format. The error message preceded by three asterisks, i.e., '***' is printed on the left end of the line. Error messages printed in this format normally contain an error description with associated parameters, i.e., facility name with appropriate subscripts, simulation time, etc., to help in locating the error. Some of the error messages require more than one line.

Example: ***RESPECIFICATION OF DATA FOR INPUT(1:5)
***AT TIME $=200$

Errors are generally classified as fatal or non-fatal depending upon the nature, position and stage of simulation during which they occur. Fatal errors normally result in an immediate termination or abort of the simulation job. However, up to 10 .atal errors are allowed during the processing of the simulation deck for a simulation run. If any fatal errors were detected during the processing of the simulation deck, the entire simulation job is aborted. Whenever a simulation job is terminated due to fatal error(s) a message identifyirg the action is printed, i.e.,
***TO MANY FATAL ERRORS - SIMULATION TERMINATED.
Non-fatal errors do not cause the termination of the simulation job. In this regard they are warnings rather than errors.

DDLSIM performs complete syntax checking on the $B E_{s}$ and RTEs describing a digital system. Any errors detected during the processing of system description are treated as fatal errors. However, the simulation job is not terminated immediately. Since the errors detected during this stage cannot be easily associated with the DDL deck, they are printed using the second format described above. During the simulation stage complete error-checking is performed on the simulation process itself looking for errors such as:

1. invalid memory addressing,
2. instability in networks containing loops, and
3. aitempts to input conflicting data on a facility.

## 5. EXAMPLES

This chapter provides some example DDL descriptions. The examples range from small synchronous circuits to a simple, but complete computer. These exampies do not illustrate all the capabilities of DDL, but provide a good introduction to the user unfamiliar with DDL.

## Example 1: A Serial Twos Complementer

The serial twos complementer uses the familiar copy/complement algorithm: starting from the least significant end of the number, copy the bits as they are till and including the first non-zero bit; complement the remaining bits till the most significant end. As an example,

| 0 | 0 | 1 | 0 | 1 | $0: 1$ | 0 | 0 | Number |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 1 | 0 | $1: 1$ | 0 | 0 | Twos complement |
| complement | $\vdots$ copy |  |  |  |  |  |  |  |

This algorithm is implemented using a shift register and right circulating its contents while copying or complementing as required. The number of shifts is equivalent to the number of bits in the register. A flip-flop can be used to store the copy or complement state.

Figure $5-1(a)$ shows the description of the serial twos complementer in DDL. The content of the six bit register $R$ is to be replaced by its twos complement. Register $C$ ( 3 bits) counts the number of shifts. S is a state flip-flop to indicace the copy or complement state. T is a control flip-flop to indicate RUN/STOP state for the complementer. The complementer waits for SW to be ON , to start complementing. There is a clock $P$. An OPerator $A D D$ is described in lines 5-8. This is a 3 bit adder to increment the contents of the argument register by 1. The AUtomaton COMP has two states: a waiting state $I$, and a processing
state Sl. Setting of $S W$ is required for the transition to Sl state. In S1, the register $R$ is circulated right 1 bit with the least significant bit copied or complemented, depending on the state of $S$ being 0 or 1. If register $C$ has reached a value of 5 , the complementation is stopped by setting $T$ to 0 and returning to state I. If $C \neq 5$, COMP stays in S1 state and increments C. The FLag statement (line 13) sets the flags of the translator to provide the outputs at each of its six phases. Figure 5.1 (b) shows these outputs. A detailed description of Figuze 5.1(a) follows:

Line 1: The name of the system is COMPLEMENTER. Only the last 8 characters of this name are retained by DDLTRN. There is no period at the end of this line, since the system description is not complete yet. Line 2: REgister $R$ has 6 bits numbered 1 through 6, left to right; $C$ has 3 bits numbered 2 through $0 ; S$ and $T$ are single bit registers. $C$ counts the shifts; $S$ is the copy ( 0 )/COMPLEMENT (1) state flip-flop. T is a flip-flop indicating that the complementing process is underway. It is not really required, but included to illustrate some DDL features. Period terminates the REgister description.

Line 3: A LAtch by name SW
Line 4: A single phase iLock (Time) $P$.
Line 5: A special OPerator by name $A D D$. The output of the operator is a 3 bit number. The input is through the argument $X$ ( $X$ is a formal parameter). No period to terminate, since the operator description is not complete yet.

Line 6: Declares the TErminal $X$ to be of 3 bits and a new 3 bit register $C$. DDLTRN changes this name to $C^{\prime \prime} 1$.

Line 7: Declares a new IDentifier for the concatenation of the last two bits of $C$ and a 1 .

Line 8: Declares the CARRY and SUM bits of an adder consisting of 3 half adders. $C$ has the carry bits from each half adder, CC consists of carry bits from previous stages along with a 1 for the least significant bit. $A D D$ consists of the $S U M$ bits output. Note that $A D D$ is the name of the operator, which is simply an ADD 1 circuit. The circuit implied (modelled) by lines 5-8 is:


Note the periods at the end of line 8. The first terminates <BO> and the second terminates < $O P$ >.

Line 9: AUtomaton COMP is controlled by the clock $P$. Since COMP is not subscripted (by parenthesis) it is assumed to be having only two states (1 bit). (If there are more than 2 states, then the number of bits required for state identification must be shown)

Line 10: STate (Step) I with identification 0 . AUtomaton COMP waits in I till SW is 1 . When $S W$ is $1, T$ is set to $1, C$ and $S$ are set to 0 , and a transition is made to state S 1 (all in parallel). The period terminates I.

Line 11: State $S 1$ with the designation 1 . waits for $T$ to be 1 . If $S$ is 1, $R$ is circulated right one bit with the bit $R(6)$ complemented; otherwise $R$ is simply cizculated. $S$ receives $R(6)$ if $S=0$. Also in this state, the value of $C$ is checind be equivalent to $5\left(=101_{2}\right)$. If $C=5$, $T$ is set to 0 and a transitiov $\therefore$. is made; if not, $C$ is incremented and S 1 state continues. I iods at the end of line 12 terminate the If .... THEN on $C, S 1, S$. . SU and SY declarations respectively. Line 13: Sets the FLags of DDLTRN to output results of each of the six passes.

Figure 5.1(c) shows the input commands for DDLSIM. FLags for DDLSIM are set for decimal data input (4) and binary output (6) in Line 1. SW is initialized to 1 in line 2. Two values are read into $R$ one each time state I is reached (line 3). An output trigger OUTTR is declared to be ON at the falling edge of clock $P$ (line 4). The values of COMP, $R, S, C$, T are to be OUtput when OUTTR is $O N$ and that of $R$ when in $I$ state (line 5 ). The simulation is started with <SI> in line 6. Figure $5.1(\mathrm{~d})$ shows the simulation output. The TIME starts with the raising edge of clock. Each edge is a time event. At time 0, all registers are zeroed and the circuit is in state I. At 1 SW is set to 1 . At 2 , $R$ receives 5 . 12 more time slots ( 6 clock pulses) are required for $R$ to have its twos complement (time 14). At time 16, the new value for $R(20)$ is received and its twos complement is ready at time 28. Since all the inputs are exhausted, the simulator stops at time 29.




〈らリ〉LトNトいド
$\langle H F\rangle \sim(1: t)$
$r(2: 1)$
$c(1: 1)$
$\langle 1 u\rangle\langle\times(1: 1)$
（1： 1$) d\langle 1\rangle$
$(1: 1) \times S\langle サ \mid\rangle$
$\begin{aligned}\langle f i r> & 41: 1)(1: 3) \\ & \langle 1 F\rangle>(1: 3)\end{aligned}$
（＂1（1：3）
（I：I）JJ＜！＜
$\begin{array}{lll}\langle\omega 1,\rangle & f \text { fin } \\ \langle S 1\rangle & 1 \\ & S 1\end{array}$
saiul 1 gatil $1+\operatorname{tin} 13+1$
$2+10$
$x+1+1+1$

－ 1
$: 4:\langle 1\rangle\rangle$
$1: \leqslant \ldots: 1<-1,1<-1, j<-1,->+1$.
$: 1: 15$
$\omega<-\omega(t)[H(1: 5) \ldots$









HASSH--SURFACILIIIES I.ISJIIIt
-74-






MAT. PAGE IS
隹 QUAITM
？
SINILA1！OR：mUN
aLhl Jftion misti

$\langle r \mid\rangle+1, h$ Igure5．1（c）UDLSIM Input
 $1 / 1 / 1110\langle H 1\rangle$
／411（1）《いつ〉
＜1＜

## Example 2: The Serial Twos Complementer (variation 1)

Figure $5.2(a)$ illustrates another version of the twos complementer. Two operators are used. The six bit COM operator circulates register $X$. The bit fed into $X(1)$ during circulation is either $X(6)$ or $\overline{X(6)}$ depending on the value of $Y$ is 0 or 1 . respectively. The CNTUP operator is the same as the $A D D$ operator in example 1. This version just illustrates the use of operators. Figures 5.2(b) shows the DDLTRN output, 5.2(C) shows DDLSTM input and $5.2(\mathrm{~d})$ shows the DDLSIM output.


HCLAFと FACILITIFS
〈SV〉LFVt・やトネ
$\langle\sim t\rangle H(1: n)$
C( $(:-0)$
$\rightarrow(1: 1)$
1(1:1)
$\langle 1.\rangle \varepsilon \cdot(1:!)$
, I> $0(1: 1)$
$\langle 1+\rangle$ Cl•1: $:$ -
$\langle!+\rangle \times(!:-)$
(1:1)
〈iP〉 こ i:D(i:3)
〈|E〉*"1(1:3)
$r->r^{\prime \prime} 1$
C"1(1:3)
<1'> C( $(1: 1)$
〈い〉 C? F
〈Si> 1
$<1$




《 $\rightarrow$ (1)-x:


1:s.: $1<-1, L<-1, S<-1,->=1$.

1-ミ1 i<<n(r)...


FIGURE 5．2（b）：DDLTRN OUTPUT



FIGURE 5.2(b) (Continued)


|  |  | ＂H1！1） |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1．．．．． | ＇ | ＇ | 1 | －1 | ＂ | ＂1 | ${ }^{\circ}$ | 0 |  |
|  | ＇ | ＂ | 1 | ＇ | － | －n | ＂ | $3 \cdot$ | S＂？ | 300 |  |
|  | ， | ＇ | i | ． | － | $\stackrel{-n}{ }$ | ＂， | 3 |  | 3410 3.5 |  |
|  | － | 1 | 1 | 1 | 1 | －t | ＂ |  | 313 | 341 |  |
| S | ？ | ＇， | ； | ！ | 1 | － | $\cdots$ | ＂ | ${ }_{0}^{\prime}$ | $\stackrel{0}{0}$ |  |
| 20 | ， | r．i． | ， | n | ， | $\bigcirc$ | \％ | ， | ＂ | ${ }_{0}$ |  |
| 人\％ | 4 | ， | 1 | ＇ | － | － | $\cdots$ | 21\％ | $\checkmark$ | 137 |  |
| 今s | ！＂ | 1＂\％＊＊＊ | 1 | ＇ | $\frac{1}{2}$ | －-4 | ＂ |  | 0 | $1{ }^{14}$ |  |
| $今$ | 1. | ＂1 | 1 | 1 | ， | －¢ | － | 234 | ＂ | 250 |  |
|  | 13 | $\times 1$ | 1 | ， | 4 | －4 | $\cdots$ | ¢＞＞ | ＂ | zä |  |
|  | ：1： | ＂： | 1 | 1 | ！ | －0 | ， | ＞＂10 | 0 | 260 |  |
|  | 1. | ＂ | 1 | 1 | ， | －0 | $\checkmark$ | 203 | ${ }^{\prime \prime}$ | 290 | \＄ |
|  | 17 | 11. | ， | 1 | 1 | －r | ＂ | 2¢ | 35 | 34.2 |  |
|  | 1 | 1 | 31 | ＂ | 1 | －13 | ， | 201 | 0 | 232 |  |
|  | ！ | $\because$ | 20 | ＇ | 1 | －13 | $\cdots$ |  | $\bigcirc$ | 239 |  |
|  | 21 | ＂ |  | ＂ | ， | －17 | ， | ＂ | ， | 0 |  |
|  | － | ＂4 | 1 | 1 | 1 | －0 | $\cdots$ | 311 | 0 | 314 |  |
|  | －2 | ＂${ }^{5}$ | 1 | 1 | 1 | －4 | $\cdots$ | 2\％ | 0 | 349 |  |
|  | \％10 | r． 11.4 | 1 | 1 | ＇ | 9 | $\cdots$ | 359 465 | ＂ | 376 |  |
|  | \％ | c． 1.4 | 1 | ？ | ？ | 11 | ＂ | 3n | ＂ | 417 |  |
|  | i |  | 0 | ＂ | $\cdots$ | 0 |  | n | ＂ | 0 |  |
|  | \％ |  | 1 | ＂ | 1 | 15 | ＂ | 40 | ＇， | －${ }^{0}$ |  |
|  | ar | （＂） | ， | ， | ； | 15 | $\cdots$ | $4{ }^{4} 1$ | 0 | 407 |  |
|  | 4 | （＇） | ？ | ＂ | ל | － | ， | 44 | 0 | 437 |  |
|  | 3 | ＇．1． | 1 | 1 | 1 | ＋ | ， | ＋3．0 | ， | 493 |  |

$-$

FIGURE 5.2(c) DDISIM LiAPUT


## Example 3: Twos Complementer (variation 2)

Figure 5.3(a) shows a varsion of twos complementer description with the use of several AUtomata. Automaton CNT adds 1 to $C$, checks if it is 5 and sets DONE to 1 if $C=5$. It is activated by COUNT. AUtomaton CNP is activated by CPT; performs the one bit circulation of $R$; sets COUNT to 1 to activate CNT. CONP is the controlling AUtomaton, activated by SW and in turn activates CMP in state S1 and waits for CCT to be 1 (for CNT completed) in 52 . If DONE is 1 , goes into wait state.

Figure 5.3(b) shows the DDLTRN output. Figure 5.3(c) and (d) show the DDLSIM input and output respectively. Note the effect of this version of description (AUtc-ata interaction) on simulation time.


```
    p: < -F>*(i:&),r(z:r),S.l.
    2: <FF> KPI\I,IRN:F,CH1.
    u: <TE>CCT.
    c: <|l>N.
    *:<lu>S.*
    7:<<&> &Nに(3):x*
    -: <IF> x(3),C(3).
```



```
        <nr>r=x*CC.&rravinre..
11: <\dot{~}\>C\T:- :
```




```
1<: <&'>1.* %*:
!n:<<!>心!rs):!ん!:
```



```
:: *!(1):r,1, T=1,0>-1..
16:
```



```
21: <ET>I(i,):S.:T<< 1,r<<n, S<<⿱, re>i!.
Pr: 
```



```
, : <r, >:, ,, <,N,..
```

Figure 5．3（a）：DDLTRN Input


《EY〉 LFNE:TR

( $\left(?:{ }^{\prime}\right)$
4(: : 1 )
i(1:1)

$r \because \in(1: 1)$
「トT(1:1)
r「i(1:1)

〈L’>
《(i) $\operatorname{ArO}(1: 3)$
$\langle\boldsymbol{\langle r |}\rangle(1:$ )
C.-> C"
C"1(1:3)
<1i> CC(1:1)

《い〉 ri
i
くい〉 CVし
《く「〉
《いつ くいい
《心〉 「
$\because 1->\mid 1 " 1$

Figure 5．3（b）：DDLTRN Output



> Figure 5.3(b) : Cont inued



1 入 = バ・ー・1

$4!=$ Cl: 111 -









いブリット。
"ーミざリーリ。

"! = 保
"! リ=゙ー* •••

「"1 (:) =a (6) ! ! !

$\therefore r(a)=1 .(3) \cdot 1)$ )

ノ ="•••


1.1rロ"~•1.1
$\therefore$ : = "2*







$r \cdot r=\leqslant!+!1$




12.n7irr, re-n7*1: ...







Figure 5．3（b）：Continued

$$
\begin{aligned}
& \text { 《v> IFRFN1FW: }
\end{aligned}
$$

$$
\begin{aligned}
& \text { "リにらの*CVI。 } \\
& \text { "ち="uns. }
\end{aligned}
$$

$$
\begin{aligned}
& \text { 1."1(z) }=\times(3) * 111, \dot{\theta}
\end{aligned}
$$

$$
\begin{aligned}
& \therefore \cap(4)=(x(3) \cap 111)
\end{aligned}
$$


[1F

```
1: <tb>4.*
2: <1>9,11
<!<uF>l/-140in
```



```
5:
```



```
    <<l>
```




$4 \quad 10 \operatorname{con} 101$ nin $1 \times 1 \quad \because \quad a \quad 1$








$20 \quad 1111,11, r 1$ itio $111 i \quad \therefore \quad 1 \quad i$

Figure 5.3(d)
DDLSIM Output

## Example 4: MULTIPLIER [35]

A MULTIPLIER unit that calcula':es the product of two 8-bit numbers is described in Figure 5.4(a). A listing of the deck used for simulating the MULTIPLIER system along with the simulation report is given in Figure 5.4(b). The <FLag> declaration in the simulation deck specifies that all data-values specified without radix specification be interpreted in decimal (Flag 4), and that output values be printed in binary (Flag 6). The control unit MPY of the system waits idly in state $S 1$ until it receives a START command. A <INitialize> declaration is used to initialize the START signal to 1 and atart the MULTIPLIER unit. On receiving the START command in state $S 1$, the control unit proceeds to load the $R$ register with the multiplicand obtained from the BUS and proceeds to state S2. In state $S 2$ the B register is loaded with the multiplier obtained from the BUS. A triggered READ operation with state terminal Sl as the triggering signal is used to supply the BUS with the multiplicand. During simulation, whenever the control unit reaches state Sl , the BUS is supplied with a new value of the multiplicand. The multiplier is supplied to the BUS in a similar manner with another triggered READ operation using state terminal $S 2$ as the triggering signal. After loading the multiplicand and the multiplier, the control unit proceeds to state $S 3$. In state 53 the multiplicand is added to the partial product, if the multiplier bit is a logic 1. The control proceeds to state $S 4$ in any case. The $A$ and $B$ registers are shifted right together and the multiplication cycle counter MCOUNT is incremented. If the count has been completed, status line DONE is set to logic 1 and the control unit returns to its idle state S1. If not all bits of the multiplier have been tested, the control unit returns to state $\mathbf{S 3}$.

A triggering signal OUTTR defined uaing a <TRigger> declaration is used in a triggered OUTPUT operation to control the printing of the values for MPY, MCOUNT, A, and B. These values are printed in binary on every trailing edge of the clock $P$ signal. Another triggered OUTPUT operation using atate teminal Sl as the triggering signal controls the printing of the values for the multiplicand, multiplier and the final product. Note that these values are printed only once, i.e., when the final product is available, during a given multiplication operation. The two output lists printed with different frequency rake the simula:ion report more informative and readable. Since no <CLock> declaration is included in the simulation deck, default values are used for $P, W$, and $\theta$. Note that for a single simulation run a <SImulate> declaration is not required. Since an EOF condition is expected no explicit <STop> declaration is included in the simulation deck to terminate the simulation.
1: <COPNULI!HLIERS


4: <le>STANI, buS(e), wint.


7: <lU>CCIV=CLIJUt(く:S) (UNE.


10: <AU>MPr(Z):H:







OTGITAL DESIGA LANGUAGE SIMULAIGR VERSIUVNSFC 1474

| 1: | <FL>4, 6 |
| :---: | :---: |
| 28 | <1v>SIAKI/I |
| $3:$ | <nEPS1/OUS/6.10 |
| $4:$ | <HEPS2/ELSI5.13 |
| $5:$ | <TR>OUTIN/TP/ |
| $0:$ |  |
| 7: | S1/m, mus, (188) 0 |
| $0:$ | <S1> |

Figure 5.4(b) : DDLSIM Input

```
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & & & & \\
\hline & & C & & & & \\
\hline & & 0 & & & & \\
\hline & : & U & & & & \\
\hline & \(\stackrel{ }{ }\) & \(v\) & & & & \\
\hline I1AE & Y & 1 & A & 4 & \(\cdots\) & Bus \\
\hline
\end{tabular}
```



```
C U1 UOO vOOOOUUOU UUOUOOOO
4 IL JuO OUGOOOUOO vOUOOSO&
- 11 vUu 00000U110 0000uIUS
* IU 00I UUUCVOOII OUUOVOIO
10 11 001 000000011 OUUNUOLO
1< 10 v10 U000000ES 10000001
14 11 01U 000000111 100U0UU1
1n 10 011 00000U011 1 IUNUUOO
16 11 011 000000011 11000000
20 10 100 U0U000001 11100000
22 11 1U0 NOOOUOOOI 1110UOUO
24 10 1U1 000000000 :1110000
<0 11101 000000000 11110000
20 10 110 0GOUUOUOU OIIIIUOO
Su 11 110 000000000 01111000
32 10 111 000000000 UN111100
34 11 111 000000000 U01111400
```



```
3^ 01 0UO OUOOOUOOO UOOIId&J
40 IU UUU CUOOOUUNO UNOUIIOI
4C 11 OOU VOOUOIUIG ÛUOOIIOI
44 IU OUS JUUOUU\UI UUNOOII!
40 Il 00I U000001U1 GUUOUIIU
WS IU U1O VOVOOOOIO 100UONII
So 11 U1u 00OUUIIVO IUUOJU11
Sc 10 J11 000000110 U 1000001
S4 11 011 UOOU1OUOU U1JOOUOL
so 10 100 GOUNOIVUS UUIOUNOU
20 Il IUU uvuvolvou valuovog
OC IU IU& UOCUOUIUO UNULVUUO
```



```
O4 Iv 110 Luv000ulu \dot{OGUIVUu}
ee 11 116 000u0001U UUNJIUSO
OB 10 111 OUOOOUNOD UUOUOIVO
70 11 111 vGUOUGOUS OONOUSOU
```



```
ENO uF FILE mEACMEO ON INNUT
SIMULAIICN IEKMJVAItU AIIIINE E
7 3
```



Figure 5.4(b) : JDLSIM Output

Example 5: MINICOIPUTER [52]
A description of a simple minicomputer is given in Figure 5.5. The details of the minicomputer are given in the Appendix. ines 2-4 in Figure 5.5 describe the registers. Lines 5 declares a memory bus. Line 6 declares a START latch. Line 7 declares a four phase clock. Lines 8-11 declare a Lncristent (by 1) circuit. Lines 12-16 declare a 12 bit adder. Lines 18-19 are CPU initialization. Lines 20-23 show the FETCH cycle. Lines 24-25 show the DEFER state for Indirect Address calculation. Lines 26-27 show the OFCODE decoding. Lines $28-43$ show the microperations for each instruction.
al uesten banguatit taarsiallm
$1:$

## 《SYフMINI：




```
<AE>N(<SO:1<).
<Tt>NOUS(12).
<LADSIAMI.
<IIDF(U).
<LP>CVIUW(N).A.*
    <TE>R(H),C(N).
    <|v>CGE(f(c:e)(1U|).
    <GCDCCEA*CC,CNIUNEANCL...
```



MLRくの $1,0 \rightarrow F$ E.









-mbercle.。

Figure 5．5（a）：
Minicomputer
Description


```
    <<u>CUUIEx*r*A*CI「+Y*CD**
            ACliEAvYaCbN...
        \leqslantAU>COL(4):P(1)+F(2)+F(3)+P(4):
```


$30:$
＊い：

ISC(5):IP(I))NARくOALN..








Jf(a)JrCsemir...este.





Figure 5．5（a）：（Continued）


## APPERDIX

This is a preprint of the article to be publishad in the Deceaber 1979 1seue of the "Proceedings of IEEE."

# Computer Hardware Deseription Languages-A Tutorial 

SAJJAN G. SHIVA. MEMAER IEEE











 un povitus.

## I. Inthoduction

$\mathrm{A}^{\mathrm{NY} \text { dieital gytem can be devcribet in the ihlowing ax }}$ revels of complexiry [1]-(4):

1) aleorithanic level which apecifiot oaly the alporithon used by the hantware for the problem solution:
2) Proemsor memery switch (PMS) bovel which describes the syaten in terms of proctomiat units, memory componeats, peripherais, and switching networks:
3) ingructional level (propranming lovel) where the instructuons and their interpretation mules are specified:
4) register transfer level where the registen are system ciements and the cata trasifer between these registers are specified accordiag to some rule.
§) switching circuit level where the system structure consusts of an interconnection of gates and flip-flops aad the behavior is eiven by a att of Boolean equatioas:
5) circuit ievel where the gates and flip-flops are repiace-1 by the crrcuit ciements swch at transistors, diodes, renistors. etc.
Logic dingrams and Boolean equations have been used as media of hardware description. Ine complexity of these media increases rapidly a the aystem complexity increases and they are not convenient to suppress the details and still provide accurate descriptions as we move into the hiagher lovels from the switching circuit level. Hardwart description languges (HDL's) evolved as a solution. Although the use of computer oriented languages to describe digital syatem despg can be traced back to Shanpon's work on switching circuits in 1939. Aiken's work on swntching theory in the 1940's, the logic diaprams at M.I.T. and NBS in the late 1940's and the flip-flop equations in the 1950's (5). Iverson's work (6) on a formal HDL probably witiated the contemporary interest in thus area of researct. An HDL is similar to any otber hightevel procrazuming tanguage (HLL) and provides a means of

Manuscriph recowed May 23. 1979 rowsed August 25. 1979. Thes work was supported by the Nationa. Aefongutics and Space Aternes tration under Grants NSG-60S7 and NASE-33040. The submeseon of this peper wes ewcowraged after review of an advance prorome. The author in with the Dopertimet of Competer Science. Unovernay of Alocene in Muetruile, Nuntiville, AL 38807.


1) precise yet concise description of the system:
2) conveniant documentation to gonernte users manulis. arvice manuals, otc.;
3) input of the system doscription into a computer for simulation and detige verification at various levels of cotail:
4) software gemeration at the preprototype lewl. thus bridsing the hardware/soltware sevelopmeat tinie gap;
5) incorporation of design changes and comesponding changes in decumentation. efficiently:
6) desiqper/werr (teacher/student) commuaication interface at the deaired level of complexity.
HDL's are eapelve of deseribing the parallelism. nonrecuraive nature, asd timing isves in the hardware more naturally, and thus differ from the purs sequential aature of a general HLL. (Some eximing HLL's provide cencurrency or simulated concurrency constructs in ther languse alements, for example. PFOR on PEPE [7].) An HDL can be clatefied as a procedural or a nonprocedurai language [4]. Each statement in a nopprocedural KDL deecription would contain a iabel which deseribes the condition under which the activities described by the statement are to be performed. Thus the sequential ordering of the statements does not impose the ordering of the activities. In a procedurn HiLL description, the activities are performed following the sequential ordering of the statements.
HDL's are denged to describe both the structural and behavioral characteristics of a digital system. The fundarnental properties of hardware systems and the ant of hardware design process disiate the emential features of an HDL. For an HDL to be a useful tool, it has to pomess the following propertiest
7) It has to have a natural way of describing the parallelism, noarezurgive nature. and timung iswes in dipotal hard ware.
8) The strucrure and controi parts of the hardware should be eastly described and prefernbly the description of the two parts be saparated (if such a division ealances the description) 30 that a meer interested the behavior of the system need not concern himeself with the structure of the system. Thus division provides the fiexibility to use hardware, software, or firmwere for the coatrol part, whichever is economical.
9) The lageuspe should serve as a medium at all levels of system description.
10) The desigp changes ahould easily be incorporated into the description and corresponding tranciation should be done preferably without a complete retranalation. This feature will be useful for the interactive enviroament. IA tranastor translates the HDL description into an intermediate code from which the simulator and other programs can be driven (mee Fis. 1). The intermediate code couid be a set of Booiean and repistel ranafer equations [3:] of a computer executable code like poush strings (231.)
11) The laguage should be easy to learn and remember, to accommedate the softwareshy hardware designet. although the hardware encineer cannot neglect the software aspects anymore. due to the impact of microprocassors. The design gystem should be portabie, thus necesmitating the translators and simulators of HDt be written in higher level languages.
12) Two approeches to system design are often proposed: the bottom-up approach where the elementary components are combined to form more complex ones and the top-down approseh, where the aystemit is decomposed into a collection of suboystems until the elementary components are reached. In practice. the desugner may choose a combination of the two approsehes. The strucrural detail at any design leve! vanes from desipner to designer. The HDL should allow the designer to coatrol the amount of detail during each design phase.
i) The description of the large and medium scale integrated ctrcuit (LSI and MSI) modules as system components ahould be surnightiorward, so should be the inclusion of newer modules. If the syatem is partitioned by the designer to accommodate standard modules, this pastitionung ehouid be retained by the HDL tranators and amulators.

Several HDL's heve beea reported $(9)-196)$ siges Iverton's propeed of an MDL. Tramelaton to convert the deveription into an intermediate exccutable code and simulators to erecute this code have been witten for some of these lampueges. No stiagle MDL men ant all the abow charseteriatice. Tim tendeacy has been to invent a mow HDL to suit a perticular
 portiag the trametoters and timulator on to the anw compuring arwoms and eatondian them to accommodate the roguirsmeats of the saw dewen cavtroasent. Table I (8) lists the implementation cetails of averal HDL's mportoc. This list is by ap meens eniry ustive.
Sectica II diousen the ueility of MDL's in aymen devign. A brof elecuelon of one popular HDL, the computer tesien lagenge, is given ta Section III slone with two example cescriptone. Two case atudies ane provented: one to mblect on HDI. For an iaregrated circuit degen envronment (Section IV) and the other to ahow the utility of MDLY in concurront hardwars-softwere development (Section V). Future work reourrod and current research topics are diacuand in Section VI.

## II. HDL's in Svstem Depion

Fig I shown the utility of an MDL in a diqita syutm design enviroament. The desterer unes the HDL to describe hus deup. This deecription is trameleted into a comperter exceutable data teen, which serves as the source for vanotus other opperstiom. To devipa can be refined by gevimuting at the deecrip. tion lover (Loop i), before procteding to a mor drtaled amulation (Loop 2) at the logec level. The dota-base diso serves as a mource for lopic diagran generation, microcode and test mit gemeration. The phyyical conetruction of the syatem follows the amulation and reflaement at the lopec lovel
Tramelation and aimulation of MDL\& have boen well doffeed $|9|-(76)$. Paymeal comatruction appects have also been auto mated and are uncoly und in industry (99). Teat generation [78] and hardware compilation (12], (199] noed further investigation. The varnty of dester methodologes. the artatic aature of the desip procem. and the amliguity pooed by the veriety of componeats aveiable make the hardware compilstron a toliom ters.

## III. Computer Design Language

A hordware programming langusep (AMPL), computer dospa language (CDL), digital syatemat deage language (DDL) and the instruction ot procemor (ISP) have been the mose popular lamgaces, partly due to theur early introduction as eneral purpone HDLS. These languages were developed in underaty eaviromments and are uned in taeciling digital logec detier. Now featuras are being added to these languages to meke them move wrmatie. Well-sested transibtors and timulatons are available for these lagruages isee Table I for references). Although aworal HDLC have been demged for an induatral une |59|. (64). the desten process being proprietary in nature, the une of HDLS is not widely reported ! 791 .
This sectien provides a bref untroduction to CDL. Example descriptions in CDL are provided. CDL was choven over the others twe to ita ample atructure and the author's familiantity with the leaguep.
CDL was propeced orideally by Chu (201-122). A treasletor and eimulotor were witten for a subper of this lamguase 1231. Sevord modifications were made to this traselator and mumulator (26)-(29).

CDL severibes the etructural and functional parts of a daital yytem. The structural components like momory, reqieten. clocks, switches, otc. are declored explicitly at the beginaing of the cescription. The functional behavior of the alemeat is deceribed by the commonly ued operators and uepr defliod opentors. Volid dats paths are deciared implictly whenever there is a data tranefer. Both peratiel and mquential operations are allowed. Synchronous operations require a conditional rest for an approprate agna! The language is easy to underztand and is Magliy reedable.

All the varables ta a CDL deceription are global. The syarem description een be oaly at ene leval, sat there is no swbroutine tecility in CDL, thus meking it unsuitable for deseribing inardwate in a moduint famion. It is not pomible to include speeial hardware componeats like interneted etrguits (IC's) in a demenpthea. Nowever, its smplicity of struefure and its portability romultive from the FORTRAN umplementation, have mede CDL a popular hageuse. The description of CDL syatax and cemanties as aceepted by the metemat vernion of tramelator and manator (29) is eiven below. Table II thows the tuaderd operaters in CDL. Facilities are deciared at the meginaing of the syotem cesinption with dectevation stecemonts of the format

DEVICE. Lin
whore DEVICE can be a REGISTER, SURREGISTER. MEMORY, DECODER. SWITCH. TERMINAL. BUS. BLOCK. and CLOCK. Some example declerations ate shown beiow
REGISTER-(10-2), R, F(6-1)

$$
\text { SUBREGISTER, F(OPIEF }(3-1), F(O R) F(6-4)
$$

MEMORI, M(RIERf(0-79.0-10) Memory with 96.11 but worth. Address regeter $\boldsymbol{R}$.
DECODER. $L(0-15)=G(2-5) \quad 4$ bits of $G$ ane decoded into $L_{0} \cdots L_{18}$
CLOCK. P(2) A clock with 3 plawes P(0). P(1), P(2).
SWITCH. STRT OFF. ON)
A switch with : poosbions. A maxymum of 10 positicas allowed.
TERMINAL, $D=A^{\prime} . C=A+A_{1}$. DICAB
Bus. $2\left(0^{-7}\right) \quad$ A line Bus $z$
BLOCK. SERCOM (A-A(I)'-A(5-2)) SERCOM is an alurate alme for the operations within the pereatheses.
A DO/SERCOM statement is used to unvoke the met of statements deciared by BLOCK. SERCOM

An unconditional microstaternent the the form
Varable - Exprowion
Example. $A=1.8(1.3-5)=C D+E(2.0-2)$
A conditicnal microstatement has the forma
(F iex presmon) THEV i microetatements)
IF (expromioa) THEN ( mucrostatements)
ELSE (microstatements)
Examples IF (ACQ.B) THEN $(R=0)$
IF (CNED) THEN (R•0. $\mathbf{Z =}$ !) ELSE (R-1)
Conditional statements may be nested to any number A lebeied aserement has the format
label/microputecheats
when
Label a expremeneciock

Special operetors can be eatablimed by the user through a weparate subprogram. The format is
-OPERATOR: Parameters Name
microstatements. RETURN
END

A couat operetor is defintil betuw
-OPERATOR. X(1-4)-COU'NT /IF (X(4)-EQ-OTHEN(XII-ミト1/ ELSE (IF ( $X(3)$-EQ-0 THEN $(X(1-2)-1-0)$ ELSE (IFiX(2)-EQ-0)THEN (X(1-1-0-0)

## ELSE ( $X(1)$ - 0-0-0))IRETURN

END
Several commonly used operations (Tabie II) are included in the comeat CDL software:

## Eramples: ABAC*VTUP: CEA•ADD•B

The CDL TRANSLATOR performs a syatar check of the crecriptice and trancitest it into a met of tables aad a polien etring progran.
The CDL SIMLLLATOR executer the output of the trase lator and can secept simulation parameters through the following comanas mot:

| LOAD | Used to intialise registers and memory |
| :---: | :---: |
| OUTPUT | Provides a hexedectmal priatout of the apecified manter and memory coatents and switch |
|  | poattions at the desared clock or label. |
| SWITCH | Enabien settiges swich positions. |
| RESET | Resets the carier sattiags of the sumulation |
|  | parametan. |
| SIMULATE | Provies the gart and stop conditions for |

CDL cas be uned to dencribe simple to wery complex digitai systems. Two example deecnptions are provided below to illuatrate this feature.

Examale 1: A Serial Two : Compementer
A circuit to roplace the coatents of a 6 -bit reaster $K$ by its two's complement will be cescribed. The complemeatation is cone by the weil-know i copy/complemeat aleorithm isturting from the least genificant thit of R, copy the bits as they are till the first monaspo bit: complement the buts after the first noasero bit, till the most syaficant ead of the resister). Fie 2 ahows the curcurt and its CDL description. A 3-bit register $C$ is ued to count the number of anifts. Flip-flop $S$ indicates the COPY $(5=0)$ ad COMPLEMENT ( $5=1$ ) states. A switch SW is ued to start the complementation proces. Statomeats 2.3, and 5 dencribe thase facilities. The control circuicry uacludes a single pane clock $P$ and a 1 -bit state regineer $T$ (Statemeats 6 and 5). Fig. 3 thows the state diagram for the coatrol circuitry. The controlier waits in $T=0$ state as lons as the SW is off. When SW is on. the $C$ and $S$ are cleared, and a state chanee occurs (Statement 8). As long a $C<5$, the shift tugad is on. Statement 9 describes the process of copying of complementuge according to 500 or 1 . Note that the evrculstion of the regiater $R$ is described usisg the concatenation operator. When the count reaches 5 the controller gots to $T=0$ state, thus completing the complementation.
CDL. being a noaprocedural languace. evaruates labels and performs the actrvitiss corresponding to the active label. Esech such evaluation is a label cycle. Duruse simulation, the valves of R. C.S. and $T$ are requested to be OUTPUT at each label cycle (Statement II). The switch is turned on in cycle I (Staterionat 12). $R$ is loeded with ( 5$)_{0}$ (subecripts indicate the : ef of the number; the number is decimal if not subseripted) initully (Statements 13.14) and aimulation is requested for 20 label cyeles with 6 label cycie ovaluation ropotitions to meek an active label before teratasating Fis. 4 shows the stimulation rosults. The coateats of $R(93)$, at the end of the label cycie 6 are the two's complement of the originel contents $105 / \mathrm{m}$, thus indicating the validity of the design
The clock and label cycies are RESET and $R$ was looded mith ( $21 \mathrm{~h}_{\mathrm{p}}$. Fig. (b) thows the corresponding amulation nesults.
The CDL description in Fig : serves as a compact and precuse deacription of the structure and behaviot i? the hardwate.

## Eaumpic: A Mintcomputer

Fig. $\{$ shows the structural details. instruction tet. and the CDL description of a mincomputer [52]. The municomputer has a 256 word 12 -bit memory, with an 8 -bit memory address mopister (MAR) and a 13 -bit memory buffer reguter (MDR). There is an lebit proeran counter (PC) and an accummiator (ACC) of $1:$ bits. The anthmotic/logic unit (ALU) receives the opereads from MBR and a 12 -bit $\boldsymbol{X}$ regieter, and puis the results on to the 12 bit DUS. The instruetions conass of a 3-bit operation code, an indirect stereas hay bit, and 8 addrees bits. The regioterant deecr pticn is prowided by the Statements 1-3 of Fig. S(b). The BUS is sot explieltly cemeribed to setaia the high lovel deocription nature. Fis. S(e) shows the details of the inguruction met. Statement 4 in Fis. S(b) describes a START switc". a RUN switch to indicate the RUN/STOP state, and atis : state switch for indicating instruction fetch ( $F$ ), inderet at ress computation (Defer. D) and Execution (E) phases. Statements $\$$ and 6 provide the instruction decodinf detaik. There is a 4 -phase clock $P$ (Statement 71 which sctivates the synchronous controi unit. Each mayor cycle consasts of 4 minor cycles. The comments in the CDL description identify the Fatch cycle. Defor cycie, and the Erecution cycle for each ustruction. Fig. S(d) shows a program te add the four numbens in memory locations $0-3$ and piace the sum in location 7. The program will be located in memory locations 10-16. Location 4 is initialized to $\mathbf{- 3}$ and incremented by 1 each tume through the loop, and tested for zero to terminate the mamming operation. The data values are accessed by as indirect reference (TAD- 6) to lecation 6 which is incremented from 0 by I esch time througt the loop. Fig. S(d) shows the program in asembly, binary, and decimal forms. Fig. S(c) blows the memory map jus before the execution of the program. This memory map ta timulated by the LOAD command for the CDL simulator (Statements $\mathbf{4 3 - 4 5}$ ) in Fig. S(b). The progran counter is set to 10 (Statement 46). the switch is turned ON (Statement 42) dind the amulator is requested for 200 label cycies (Statemar 47), outputting several register coateats (Statement 41) at each label cycle. The simulator rr oults art similar to the two's complomenter example and are not shown for the akke of bravity. It is evident that the CDL description of the manicomputer is concuse and more procise than aay ratural language descriptica could be.

## IV Selection of HDL

Due to the large number of HDL's propoesed. the evelection of an HDL for a particular design environment becomes a nontinval task. Although the structure of the language. the operatons avalable, the capabilities of the ianguape to describe the cesign in a logeal manner are important conaiderations. the umplementation asives seem to overnde them. One such selection process is described here along with the system description.
Fig. of shows the detals of the computer adec desgen and test (CADAT) system of the NASA Marihall Space Flight Center [80]. The designer unputs the detais of the If to CADAT as a set of standard calls and their unterconnectuons. The standard cell selection is sone manually from a standard sell library. This description is at the loged diagram leve!. Detaved logac sumulation and refinements are carried out on the cesign. The finai teagh is input to the automatic tent-rector enaeration and plecomeat and routing programs. The IC mask pettern eaneration is done intoractively and a mask analyais and performance amulation are done befor fabncating the mack. The last two atops in the IC fabrication are the wafer procesung and the final tesuang
At preseat, the generation of logic diagrams and choosing the standard cells from the coll library for the desim ore done manually Iniegration of a mightevel design language would beip the dosager to amulate his design and refine it at a high level before entering his deagn into the current system. This requires an HDL with a amulator and logac synthesizer fordware complier) that generates the logac net unput required o;
the CADAT Symem. The breadboard implementation and testing of a complex large acale integrated cireuit (LSIC) degen is not feasible sance it caanot be properiy mreadbourded with anything but the LSIC itesef. With an HDL. thin breadboarding procese can be aubstututed with a computer samulotion of the LSIC dosien, thas minumizas the desige changes uad, tenee, the cost of mank fabrication and wafer procesaing.
The following five critera were ued in seloctung a suitable leagrage (81):

1) setivity
2) Level of description
3) software availlobility and portability
4) eme of logec peneration
5) modularity.

II Activity: It is cereatial to choose a la guage which is being ued alsewhere to recaive the beasfits of the exteations to the haguge. Moat of the HDL's proposed do not have a transletor and a simulator that is up-rodete and farty versative. though the leaguage itealf is mernatile. The process of improving the HDL software and capobilities wouid be aided by the sctive iaterest of the other groups in the language.
:) Level of Dcscriphon: The selerted HDL should accommodate a desenption at the rogister tranafer level andior below to facilitate the logic generation. A higher than register tramsfer level description may not be needed for the IC derign enruronmeat of CADAT.
3) Sojtwere Avetiabilisy and Portability: The development of a HDL is incomplete without a mumulator and a translator wittea frrt it, mace this sof:ware development procese refines the languse gructurs. The softwr' should be portable to eccomanodate the enaeral portability of the CADAT software.
d) Ease of Logic Generetion: Any HDL tranalator oriented towerts providuap information for a sumulator collects and rearrages the combinational logec and regaster transfens. This untermediate tranelated output ahould be ameanble to iogic seneration.
Modvishty: The HDL fescription should be modular enoum to reflect the moduiarily of the hardware. to enable eagar undertatating and modular desugn werification.
A comperison of the four prominent HDL's with respect to the above critaria is shown in Table III. ISP. althouech wrovtije. does not lend itself to the logic generation level wery well CDL is mitable for microprogram generation. The nonmodular description feature of CDL and the difficulty in waing the polish string output of the tranalator to emenerue logic diagram: level deveription make it unguitable for the CADAT syatem environament. AHPL and DDL were the atrone contendens. Both have a farty portable sofrware package and are muitable for the level of descnption needed for CADAT. The modularity is brought about by the subroutining feature in AHPL. whereas the block structure of DDL is closer to the hardware modularity. From a traditional hardware dengerer's point of new. programmiag in either language is equally difficult. Athough a hardware compier is avaidable for AHPL [12], its SNOBOL umplemeptrtion nuses newer imfiementation usues for CADAT, wheh is predomenantiy in FORTRAN. The DDL trasiator provides a set of Boolean equations and regient tramafer expromions which can be used for hardware compilation [39]. [79] though not very easily. The block structure asd the software of DDL mede it a better choice over AMP: ter the CADAT gytem.

Note that the meipetion of the HDL is oriented more towards the implementation imsues, rather than a rieorous analysis of the capabilities and the charscteriatics of the HDL. welh as the structure of the languag., operators aviilable, case of understanding. ote. Such a riporous analyis.s. although valuable, will not aid in the mbection of th, langugeg ainet the unplementetion isues overnde the otber characteristics. Also. the selectron croteria imered the pomibility of developing a mew language to exactly fit the CADAT environamant. The ectivity criteria also eliminared aworal other HDL's the LCD [\$9] and SDL [72] from consideration.
V. Concurrent Hardware and Sortware Development
The une of HDL's in hardware developmeat is obvious. The receat advancess in IC rechnology have trempadously increased the speed of new syutenf anbuuscemeats. Dut the software developmeat for the new system has not caught this pace. With the ability of the HDL to describe and simulate the hardware aceurately, it is pomible to develop the software for the digital system concurrently to bridpe the software-hardware development anp. This suction crscribes an exponment to measure the performance of CL!!. in software development (26)
A multiprocemang system. coasieting of a Difhal Equipment Corporation PDP-8 Minicomputer and an INTEL 8080 Microprocessor was used. The two procemors were simulated individually, followed by the simulation of the ahared memory and the input device for the sysuem. The imput device is an on-lime inspection reation which iaterrupts the 8080 after each part is examined to enter the mengurements of the part into a 6 -word 8 -but memory. Iatel $t 000$ handles the bookkeeping of these memoremeats for use by PDP-s. Several prograns were written both for 8080 and PDP-4. The programs on PDP\& accept the measurement from $\mathbf{5 0 8 0}$. determine if they are within specifications. and treasmit the condition of the pert to 5050 . The 8080 groprams mandie this internupt and keep a record of the aumbin of parta inepected and their condition. The propmasas were writtea in asembly legguape of the perticular procemor and wers mored in the thered memory in the machine languger form. The detaik of the sumulations cas be found in [27).
An importatit conaderation in developias programs is the anembily time required by the host procteor ruanaigs the CDL amulation of PDP-8 and latel-s080. Table IV ahow the CPU rimes required for typical programs on an IBM 370/155. Clearty, the cost of auch simulations is prolibitive. However. samum. F that the crose asembless are available on the hoat machine. developing an application program uans CDL sumulotion would not be very expensive, since thepe proprams will usually be thorter than an asembler or a complef. A related tasue would be the performance comparienn of such. sumulstoons unng high level languages for the rascription of the hardware. rather than an HDL. Much of :ne overhead of the HDL tranclator/amulator softwire could be reduced by using an HLL for describiag and wimulating the perticuler hardware. A comparison of such HLL wernes HDL devcriptions and thers run tumes is needed.
V. Future Work

Althoush the sultability of an MDL for hardware syazem description is well recopaized, the HDL/s are not used ex. tenaively, partly que to the variety of suructures and notations used in these $\mathrm{HDL}^{\prime}$, making them harder to understand. Many structures found in HDL/s are simple for a software profesmonal to underratad and use. But a hardware despger not familiar with programming finds them hard to use. This probiem will be partillly solved by the populatity of the microprocterors as detich eiements, requining the hardware deagner to understand software.
The differences in notations asd structures used by HDV/s make it difficult to borrow a language developed elsewhere. Thus difficulty is augmented by the nonstandard design meth-

URIGINAL PAGE IS OF POOR QUALITY
odolopien and aomportabie HDL softwars. The problem of monumform notations and structures will be modueed by the introduction of a consensus language (CONLAN) \{31. [82)]. Tiv followiag guctises are used in arriving at CONLAN.

1) CONLAN must support demena, deseripion and simula. tion of at loest the followise clemes of syarems: fate metwork. regimer aetwerks, prectuon. mamonies. procesior oy mitins.
2) Aay ayetem may be dieplayed via etither
a) a motwert suructure descrption or
b) a behavier deveriptioa.
3) CONLAN is to mervice
a) computor architcers and lepice denigners for purpon of tratioff explocation and optimisation, droigh veriflestion, and conien documentation
b) symens, micro-, add application propramimers
c) electronies prodwetwon engineers.
d) mainteneace enguseers.
4) CONLAN ayntax and memantics must support
a) well-siafied deceriptions
b) mechive pariag. taterpertation, and tigalation with errer detection
c) comproineasion of complex systen structure and function
d) division of deatign efforts
e) control over the level of abstraction at which subsyateras are described
.) Emenletion conarol.
5) CONLAN is to be evaluated in terms of benchmarks wech as anadard fumetion dechartions, ume operator decharations. IC deseriptions (including microprocemors), and desien decriotions (inchucling a multiprocemor myteen).
The beaic of CONLAN s to provide a versatile uaiform band teaguag with the capabllities of augmentiat the baic syatas with the specific constructs with their own semanoc interpertation, a mequired by the enviroament.

The effieiency of the DL software depends on its efficient une of the hoet computer on which it was devoloped. Hence. the softwere teats to be mechime depeodeat, meking it fairly nomportable. Although the afficiency suffer (2t) if the software is aede portable, a well-socumeated software packige (aloeg with a good discuminon of the slgonthes umed) is a nocemicy. Several other astes of uvertipations could be idencified.
Procodures to analyze the HDL sescriptions of digital syptems [4] are to be developed in orter to avoid sumulatioa or
 inproved to aceommodate easer description of LSI curcuits and macroprocemors (83). [84). Suitability of HDL/s a traguages for microprocestor software development [85] and architecture compatison needs avestigutuon.
Companson studies of HLL and HDL with respest to esee of proprenming. ease of undertanding. description lengih, sumulation cort and affeciency are requred.
Lopic syathesis from the HDL description as not well developed [12]. [39]. [79]. [86]. Decomposition of the digutal system to accommodece the LSI and MSI cemponents and retaining thin creompoettion thll the fincl stape in the denipa are of paramownt impertance The ablity of the procedures to smerch throuph a tibrary of avibloble IC's and the capebilities to secommodete newer modruks is necemery.
The aveliobility of incxpengive procemons has uncroued the popularty of datributed proceming syruems. The HDV/s have traditionally been dealgod for a single procemor eavirommeat and lock the facilities to describe the interproctepor communtcation. Such ability will make the HDL more attrective $|87|$
The sceaptability of an HDL for a particular eavironment copende on tis cappolitite to accommodate the operations in the envronmeat. Since the mevonty of HDL's are designed for a particuiar envireameat. thev tend to be less mutable for other envroementi. For example, a HDL developed with a goel of efficieat high-lewi devenption and samulation would hardly suit a lopic syathoes envroament. A clesaification of avalable HDV's aceording to their undertyung models fer bemevior is meeted.

## vil. Conclusione

The capabiluties of HDL's were diacusped. A bnef introductuon to one such language ICDL, along with example descriptions wert given. Case studies for selection of an HDL and the use of HDL in hardwaresofiware development wese given. The arges for further investigations were identified.

## AcKnowledgment

The author wiakes to thank J. M. Gould and P. Maia for helpful direusanoms duriag the preperstion of this paper: Miek.gan Techacloged L'anverity Computer Center for providing the CDL Software: and C. Chandler for the aseistance in preperstion of the manuerript.

## Reftrences

References [1]-(3] art colloctions of papers. Reforences [31]. [79], and !85] also provide axtensive bibliogplases.

II Proc Ime. Svip CNDL ; Applieaneme. 1079

It Componfor. vol 10. ne (HDL Applicationel. Iume 1999

 vot C:24. PP 137-150 rob, 1975
 Am. Compere Moeth. po 00-*4. Ies:
© K. E. Inviea. "A comence teapuege for martwape, softwave. ane speldontroas." in Proc. Fate dount Comper Conf. pe. 12 1-129. 1022.
F.
 1078.
loapuege (ACDid I. M. Trecey. "Aa savichronous creurt dempa
 $0: 6.50 \mathrm{~A} .1094$
 11 F. J. Mill "Upinting. Now York. Wiles. 1875.
 cemens. Pp 22-29. 1073
 umulater syatee." in Prec. Sixim Trexes Court Comput. Svat., pp 1-11. 1979
(13) T. D. Frivinea, "ALERT. A prapras io compule tesugns from

$|14|$ T. D. Friesing and S C. Yang. "Methode wed in on owtometic
 C.16. pp. $508-413$. Juy 1998


 1064.

1101 -. "A languege for the eleseripition of digut cemputer proces.

1171 W. R. Fromte and W. K. Gliol. "APL - DS A hardwape deecription
 Amplarellons. pe. 45-58. 109 .
1181 E. D. Crotien of el. "Comprier aved aymems degran." in Aroc. Foll four Cempert. Conf. pe. 107-296. : 970
110 i Bego. Guyet. Lua. Mermet. and Payan. "CASSANDDE. and the computer ated loeicel systems tompa." TA D. 26. Proc IPIP Cenp. 1071.
$\left.120\right|^{Y}$ CMu "As ALGOL like computer sosipn language," in Cam.

 weos Clifis, iv). Prentice-hell. 1972
221 -. "Doeven miometion by ithe computer desigh isaguape". Maryiand Comperef Scronce Center. Tech Rep op-36. Mar.
$231 \mathrm{c}_{\mathrm{c}}^{501}$
C K. Mesatens., "Traasutor and umwistor for the computer deCobi anc unmiation program verion 1 ." Computer Science
341 Centef. Univ. Meryland. Treh. Rep. ©i-48 Jwae 1968.
 Tech. Rep e8-78. Sepr. 1940
1281 -. Strwetwes of CDL preprems." Dep Competer sevence. Univ. Marviens. Tech. Note $75-58$, May 1974
1801) R. Morth. D. D. Carrolh. and T. C. Cwik. "CDL-A roel for
 Conf. Pe. cas -4A6. Jume 1079

 AL. Mat. $10^{\circ} \mathrm{s}$.
 ine CDL." Moc. int Cenf CNDL i Applicenens. Dp. 103-
114. 1075 .

 Conf. CWD's Applicemons. 09. 96-102. 1078
 CNDL ; A pplicgtiont. Tp 1s3-164. 147s.
|as| D. L. Diotmejer and i. M. Dwies. "Whapiner treasket tonguegen


 381 I. R. Dwhy. "DDL.A dapital aymen dexipn lemgueg." P. D. An.

 1 sept. 1964.
 313.

 [3s| D. L. Dietepyen



1381 - "DDLstMy meen momeal." Dep. Elec. Compen. Eag., U.atv. of
1301 M. S. Dopan ent D
I M. S. Dratu ened D. L. Doterpyof, "Awemeted PLA Syatheres of

al F. J Reme "Dengese il: At


141| A. M. Deppin. "The mee of twe CMDL z. PMS and DIDL in the
 CNDL Z ABpWconens. 90. 70-04. 1975 .
$421 \mathrm{~J} . \mathrm{L}$. Howle. "A forimal leapuepe fop the coperipuion mudelime and
 Weterloce. Ont.. ':made. 1974.

 pever, wol. 10. Ep. $15-41$. Juat 1997.
 sI A.D. Cuporistion. Case Woptoma Reverw Une... Ner 1907.
[4S1 A. C. Parker and J. W. Gowit. "A laspogete for the spocification of
 1 A. Gine . MAMCOI 1075
|4s| A. Ginee. "HARGOL - A hardwere orverted alpol tamequge." Ais
 11 P. L.
 Pe. 101-191, 109 s .
 Druer Syiver. Mas matd, MA Drettol Preas. 1973.
 1901 emens. Kow Yort: Mectow+inl, 1971.
1501 -. "The Mis and ISP ©etcription symeme for computer etruc

 CNOL, Apptinetions. pe. 69-79, 1075.
 Dep. of CS sed EE Rop.. Camemetallon Unverwity. Aug. 1999
|S31 M. R. Perbeci. G. E. Bertos. R. G. Certoll. and D. P. Sownept "The isps computer toscriptiven lenguege." Dep. of CS and EE
$541 \mathrm{M} . \mathrm{R}$. Drtasel and A. W. Negel "An isps
 CS and EE Rep.. Carmegre-Mellion Uaimany. Nov. 1079.

$|50|$ S. Y. H. Su. "A tangmepe for autometed lopec and sverem demen." Rutgers Untiveruts. Now brungwit. N) (Sept. ©-9. 1091).
s91 S. Y. K. Su. M. B. Neray, and R. L. Cartern. "A system medeting
 D. 1971 .

58| D. Berrione. "LASCAR: A iencuege for mamiation of computer

381 C. 132.1073.
Lispucge fer cen. Ceortsel, and M. Ofoh. "Dovering with LCD


 Merno ABe 317 , Ronevilic. MN. Mas. S. 1093.
 IEC.13 And sequencimg (LOTIS). IECT Thens Compuf.. wol EC-13. Ave 1064.
1031 C . 1. Lipoviti. "Namane comemation for modular daten len.

 0-9.1013)

 01.1075
(OS| R W. Mercevmai. W : ruiczva. and I M. Suchecku. "OgM



 der requeptrasionepecine RTS II "NVSt 81. Inatitet fur Nathnethteraeprebetrung. TH Darminedt. 1090
 tut fir Nechrichtemwithenumg. TN Dormotedt. 1094
1091 R. Piloty. "fogmentation cemperwets for RTL III." in Pee. Imt





 379-298. 1417.
[93] gMiTt Trainued Menuel. TRw Inc., Aus. 1019.
1 W . Geopte and M. I. Hefram, "flamiation of awinching elrewits

 81 J. A. N. Lev.
$|10| \mathrm{D}$. L. Perani, "A tapewege for deveribiag the fuactions of sya. Fob. 1964.

 1090.

 1075
[79| N. Kaweta. T. Saite. F. Maruyama. and T. Uehara. "Dasten and venfleation of lifge veale cepmpwters or wing DDL." in Pac
Dotrm ause
sei d. Men and test symem." NASA TM.91202. Merthati feper Flight Genter. AL. Oct. 1975.
rsi] S. G. Shive. "A compertion of hantware teteription mopuges."

182| Preeres Report of the working Greer of the Conforince on CHLDS. Oct. 1079.


|s4| Y. Chu. "Conevpts of o merreconputer devip lepewepe." in Prec. Down Ausa Cenf, pp. 45-se. 1970
18s। R. A. Mwoller and G. R. Jommen. "A geperseter for mecroppoesuot
 Jume 1976.
 uge autemation: Tho sllocstica procen." Prac. Deaju Auto. Conf. 日e. 213-219. 1078.


181 M. A. Brower. "Gomerel aurver of deape avtometron of diphtai



TABLE II
CDL Micheorsantiona

| eruter | Evenete | Explanation |
| :---: | :---: | :---: |
| 10 | AEOS | Expromion is $1 \mathrm{IIf}(A)=(1)$ |
| N. | A.NE | Expromion is iff (A) © (D) |
| GT. | A.GT. |  |
| E. | A.LT. | Enpreseson is $1 \mathrm{iff}(A)<(1)$ |
| .15. | A.GE. | Esprowien is $1 \mathrm{ff}(\mathrm{A})>(\mathrm{S})$ |
| 1 L | A.LE | Exprenees is $1 \mathrm{Iff}(4) \leqslant\left(\begin{array}{l}\text { ( }\end{array}\right.$ |
| AND., | AAND.EAC | Porforims lesest AND in by but |
| OR., | A.On-A4 | Profores lopeal inclueive On bit by wit |
| SRA. | AEMAS | Porforna lopend exclowive On teit by wit |
| ADD. | A ADO |  |
| SyE. | ASUE | $y$ (iffemen of (A) and (i) of |
| CNTUP. | A.CNTUP. | Incremeats $A$ by $1 \mathrm{ot}(A)-(A)+1$ |
| CNTDN. | A.CNTDN. | Decrements $A$ by 1 or (A)-(A)-1 |
| - | $A-d$ | Casester rapaters $A$ ad $A$ |
| SHR. | A SME | Sinfts $A$ rieht oan the polition, eatem 0 at left |
| SML. | ASML. | Shifts $A$ whft one wer pentroa, caters 0 at rimit |
| C1R | A.CIR. | Circular tioned) retit mift of $A$ i bet |
| CIL. | ACLI | Circular (elosed) left shat of $A 1$ but |
| SHRA: | ASNRA. | Artinmetic rapht milft of $A$ I br, mo chages in left move bit tapa bit) |
| - |  | Contemist of A ate repheed Dy centuats of $B$ |

TABLE III
HDL Compaation

|  | 15P | CDL | AHPL | DDL |
| :---: | :---: | :---: | :---: | :---: |
| 1) Softwase |  |  |  |  |
| tramiator | PDP-10 7485 | Many - Fortian/ Amembly | CDF 6000 Fortra | Hartis 6024 Iftren |
| emelater | PDP-10 ELS | Many-Fog an A eombly | CDr | Harns 6024 Iftran |
| hartwase complier | $\bigcirc$ | mo | CDC 6400 Anobol | (partial) |
| portatillty | no | fairly | fauty | fautly |
| 2) Level of Detartption | tastruetien met lowel | nepater thatier livel | replater transier and below: | repurter trasior and below |
| 3) Modriarty | yee | $\pm$ | yes | yes |
| 4) Lequc Comeration | no | met very well | yes | yes |
| 5) Programanus Eas | cifficult | eny | dificult | dificult |

TABLE IV
IRM 370155 CPU Tines poe CDL Smmulanow

|  | POPA | INTEL 0080 |
| :---: | :---: | :---: |
| Averipe time to simulate an inpurection | 0.28 : | 1.5 : |
| Number of macructiona/pas to membin an unuruction | 2.4X | $1.6 \pm$ |
| pregen | One 3 | \$4000 s |



[]
『


Figure 2(a): Serial Twos Complementer Hardware Structure

## $\therefore$ InAdなLA左



```
*OMI|
```

*OMI|
***STUNmGく****
***STUNmGく****
2 <<tGI'ILKON(1-U)0')

```
2 <<tGI'ILKON(1-U)0')
```




```
6**LUIAIKUL**
```

6**LUIAIKUL**
Kとうようlc|こOC(c-u)!1
Kとうようlc|こOC(c-u)!1
LLUCN!P
LLUCN!P
6 **rRULLSSUバ**
6 **rRULLSSUバ**
/SN(v|I)/i=106=0.うこJ

```
    /SN(v|I)/i=106=0.うこJ
```






```
            とL\E(C=C.GiviUR.)
```

            とL\E(C=C.GiviUR.)
        LIvL
        LIvL
        &うがUlur!
        &うがUlur!
    .. 11 * UUIFU|

```
.. 11 * UUIFU|
```




```
    13 4 LVNU
```

    13 4 LVNU
    N4N二
    ```
    N4N二
```





GUTFUT OF SAMMLAI」U．－UGIAL

Sw $\quad->$ uid
ik $=0 \leq$
$C=0$
$S=u$
$1=1$
 LAUGL LYGLE 1 TirUL LALLELS CLULS Tjine 1
$K=42$
$C=1$
$S=1$
$r=1$
 LAUEL GYGLE 2

IKl化 LAUEL＇S
CLOCK Tblat $<$
｜「4ヶ｜
$i=01 \quad \nu=6 \quad j=1 \quad 1=1$
 LAUEL LYCLE 3 TRUL LAUCLS CLULK TA．JE ذ
$n=30$
$匕=0$
$>=1$
$r=1$

LAULL GTCLE 4
Ir？Ul Laucls
／14r／
clucia Tamé 4

## $R=34$

$\mathrm{C}=4$
$S=1$
$T=1$
 GALLL LYLLL 5 IRUL LAUCLS Cl＿UCK TAME J

$$
\therefore=00 \quad\llcorner=0 \quad 5=1 \quad 1=1
$$


Lnuti．．．brGLE 0
lỉul L．tuLbis
CLOGN Tanit $u$
に
$L=$
$1=v$


rallal bafcl brile Is：

－LUAU
ハニと



> uulpul of SdmilaAldult o OLTML

$S_{\text {W }} \quad \Rightarrow$ U：d
$R=21$
$6=u$
$5=1$
$1=1$


$\because$ ／T＊ト／
$R=5 u$
$ᄂ=1$
$j=1$
$1=1$
 LMUEL CYCLE $く$ IPML LAUKLJ CLUCK Tbilt＜ 1 1＊＊／
$H=64$
$\mathrm{C}=$
$;=1$
i $\because 1$
 LALULL CTGLE－ViRLL LALELS CLJCN TAME 3
$K=7_{i} \quad 6=J \quad j=1=1$
 LALEL LICLE 4 IKVE LAUELJ CLULK TAIIL 4 ／14F／
$K=7 b$
$\mathrm{C}=4$
$S=1$
$T=1$



$$
i=30 \quad i=j \quad j=1 \quad i=1
$$



$K=57 \quad \zeta=j=1 \quad 1=i$


FliNfin Laitel ©゙rlle Ij：


```
    *madid
```






```
    uLCOLLROK(U-%)=11:(j-c.)
```



```
    & <L|=K(u)OルLご,1゙)
    レししC!ッP(コ)
    6
```



```
    L
        8
```



```
    v
```





```
    \checkmark
```




```
    L
```





```
    \iota
```








```
    \imath
```



```
    \imath
```









```
l
```







```
6
6*** 0UC゙AP LALGUI」UIN
~
```






```
    \smile
    6**** 'USH''LńLluI&vio
```







```
\smile
```





```
    b
```





```
    Gilu
```




- Lしムム


rレニうu
- د1~

Figure 5（b）（Continued）
NOTE: ( ) indicates "Contents of"
NOTE: ( ) indicates "Contents of"

|  | Memory Location |  | Assem | bly |  | inary | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 |  | AND | 5 | 000 | 00000101 | 5 |
|  | 11 | L1 | TAD* | 6 | 000 | 00000110 | 774 |
|  | 12 |  | ISZ | 6 | 010 | 00000110 | 1030 |
|  | 13 |  | IS2 | 4 | 010 | 00000100 | 1028 |
|  | 14 |  |  | L1 | 101 | 00001011 | 2571 |
| - | 15 |  | DCA | 7 | 011 | 00000111 | 1543 |
|  | 16 |  | HLT |  | 111 | 00000000 | 3584 |

Figure 5(d) : Program to Add Four Integers

| Memory |  |  |
| :---: | :---: | :---: |
| Address | Contents |  |
| 0 | 5 |  |
| 1 | 6 | DATA |
| 2 | 7 |  |
| 3 | 8 ) | . |
| 4 | -3 | COUNT (-4092 in ones |
| 5 | 0 | complement 12 bits ) |
| 6 | 0 |  |
| 7 |  | , RESULT |
| 8 |  | ' NOT USED |
| 9 | - | ; |
| 10 | 5 |  |
| 11 | 774 |  |
| 12 | 1030 |  |
| 13 | 1028 , |  |
| 14 | 2571 | PROGRAM |
| 15 | 1543 |  |
| 16 | 3584 |  |

r-



[^0]:    *The numbers in brackets point to the references listed in the Appendix.

[^1]:    4.2.15 <TRigger> Declarations

    As discussed earlier, a triggering signal is used to control triggered or mode $X$ READ, LOAD, OJTPUT, DUMP, and STOP operations. Any element of a declared facility, except a list-name, way be used as the triggering signal for these operations. Appropriate triggering signals to control the simulation may not be available in tie DDL description of a system. The <TRigger> declaration provides a reans for deciaring new facilities that can be used as triggering signal. to control simulation

