ΝΟΤΙCΕ

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

CR-165546

A 10-kW SERIES RESONANT CONVERTER DESIGN, TRANSISTOR CHARACTERIZATION, AND BASE-DRIVE OPTIMIZATION

R. Robson and D. Hancock

Hughes Research Laboratories 3011 Malibù Canyon Road Malibu, CA 90265

November 1981

NAS3-22471 Final Report For Period 6 May 1980 to 15 September 1981



Prepared for NASA-LEWIS RESEARCH CENTER 21000 Brookpark Road Cleveland, Ohio 44135

(NASA-CH-165546) A 10KW SERIES BESCHANT CONVEBTER DESIGN, THANSISTON CHARACTERIZATION, AND EASE-DRIVE OPTIMIZATION Final Report, 6 May 1980 - 15 Sep. 1981 (Hughes Research Labs.) 152 p G3/33 08899

TECHNICAL REPORT STANDARD TITLE PAGE

a state of

1. Report No. NASA CR-165546	2. Government Acce	wion No.	3. Recipient's Catalog	No.
4. Title and Subtitle A 10-kW Series Resc Converter Design, Transistor Characterization, Base-Drive Optimization		5. Report Date November 3 6. Performing Organi	1981 zation Code	
7 Author(s) R. Robson and D. Hancock			8. Performing Organi	zation Report No.
9. Performing Organization Name and Ada Hughes Research Laborator	lres		10. Work Unit No.	
3011 Malibu Canyon Road Malibu, CA 90265			11. Contract or Grant No. NAS3-22471	
12. Sponsoring Agency Name and Address NASA-Lewis Research Center 21000 Brookpark Rd. Cleveland. Ohio 44135		 13. Type of Report and Period Covered Final Report 6 May 1980 - 15 Sept 1981 14. Sponsoring Agency Code 		
15. Supplementary Notes				
NASA Tec	hnical Monitor	: Robert Frye	2	
The Westinghouse D60T and d use as switches in resonant vide the optimal base drive is developed and then used board, space-borne type 10-	levelopmental D c circuit appli to these tran in the design, kW series reso	7ST transistor cations. A ba sistors under fabrication a nant converter	rs are characte ase drive circu resonant circu and testing of r.	erized for hit to pro- hit conditions a bread-
17. Key Words (Selected by Author(s))		18. Distribution Sta	lement	
Series resonant converter, high power, transistor switch, power processing, UNCLAS base-drive		SIFIED - UNLIM	ITED	
19. Security Classif. (of this report)	20. Security Classif. (d	of this page)	21. No. of Pages	22. Price*
UNCLASSIFIED	UNCLASSI	FIED	151	

*For sale by the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia 22151.

.

and the second

an i

ŧ١

N.

Sector Sector

مبعاتك فالدنيان والا

.

TABLE OF CONTENTS

.

2

SECTION			PAGE
1	INT	RODUCTION	1
2	SUM	MARY	3
3	TRA	NSISTOR CHARACTERIZATION	5
	A.	Base-Drive to Minimize Total Device Dissipation	11
	Β.	Total Device Dissipation	11
	c.	Minimum Required Base-Drive as a Function of I _C	19
	D.	Base-Drive for Maximum Operating Frequency	19
	E.	Switching Times Under Minimum Total Device Dissipation Conditions	34
	F.	Collector-to-Emitter Voltage (V _{CE})	44
	G.	Output Capacitance, C _{OB}	53
	H.	Input Capacitance, C _{IB}	55
4	BAS	E-DRIVE DEVELOPMENT	59
	A.	Strategy	59
	в.	Requirements	59
	c.	Circuit Development	60
	D.	Testing	62
5	CON	VERTER DESIGN	69
	A.	Bridge and Tank Circuitry	70
	в.	Output Circuit	72
	c.	Base Drive Circuit	72
	D.	Control Circuit	72
	E.	Solid-State DC Input Circuit Breaker	80
	F.	Main Bus Supply	80

h

E.

PAGE

۰.

.

	G.	Housekeeping Supplies	80
	н.	Negative Bias Supply	84
	I.	Mechanical	84
6	TES	TING	89
	A.	Stability	89
	B.	Steady-State Waveforms	89
	c.	Output Ripple	94
	D.	Line and Load Regulation	101
·	E.	Transient Line and Load Tests	102
	F.	Efficiency Measurements	108
7	CON	CLUSIONS AND RECOMMENDATIONS	115
APPENDIX	A.	ADDITIONAL TRANSISTOR CHARACTERIZATION DATA	117

LIST OF ILLUSTRATIONS

•

.

£

.

ì

FIGURE		PAGE
ι	Circuit for testing the D60T transistors	6
2	Circuit for testing the D7ST transistors	7
3	Typical base drive waveforms generated by the test circuits	10
4	Variation of relative power dissipation with regenerative feedback ratio for a typical D60T transistor	12
5	Variation of leading edge pulse duration with regenerative feedback ratio for minimum device dissipation (typical transistor)	13
6	Variation of leading edge pulse amplitude with regenerative feedback ratio for minimum device dissipation (typical transistor)	14
7	Variation of total device dissipation with peak collector current and resonant frequency for a typical D60T	17
8	Variation of total device dissipation with peak collector current and resonant frequency for a typical D7ST	18
9	Current gain versus peak collector current for a typical D60T at a resonant frequency of 10 kHz	20
10	Current gain versus peak collector current for a typical D6OT at a resonant frequency of 20 kHz	21
11	Current gain versus peak collector current for a typical D6OT at a resonant frequency of 40 kHz	22
12	Current gain versus peak collector current for a typical D7ST at a resonant frequency of 10 kHz	23
13	Current gain versus peak collector current for a typical D7ST at a resonant frequency of 20 kHz	24
14	Current gain versus peak collector current for a typical D7ST at a resonant frequency of 40 kHz	25

.....

FIGURE

÷ ;

5

ĥ.

×.,

15	Variation of current gain versus peak collector current at three case temperatures for a typical D60T	26
16	Variation of current gain versus peak collector current at three case temperatures for a typical D7ST	27
17	Typical waveforms for measuring switching times (D60T operating saturated at a peak collector current of 60 A and a resonant frequency of 20 kHz)	28
18	Delay time versus leading edge pulse amplitude for a typical D60T	30
19	Delay time versus leading edge pulse amplitude for a typical D7ST	31
20	Rise time versus leading edge pulse amplitude for a typical D60T	32
21	Rise time versus leading edge pulse amplitude for a typical D7ST	33
22	Variation of storage time with negative base bias for a typical D60T	35
23	Variation of storage time with negative base bias for a typical D7ST	36
24	Variation of storage time with peak collector current and regenerative feedback turns ratio for a typical D60T	37
25	Variation of storage time with peak collector current and regenerative feedback turns ratio for a typical D7ST	38
26	Typical waveforms of saturation voltage for the D60Ts and D7STs	48
27	Variation of saturation voltage with peak collector current and resonant frequency for the D60Ts (average of five transistors)	49
28	Variation of saturation voltage with peak collector current and resonant frequency for the D7STs (average of three transistors)	50
29	Test circuit to measure C _{OB} of a transistor	54

Ð	T.	CI109	
г	*	GURE	

.

ł

.

30	Test circuit and waveforms for measuring C _{TR} of	
	a transistor	57
31	10-kW base drive circuitry	61
32	Test setup for testing the base-drive circuitry	63
33	D60T transistor waveforms during test of the base-drive circuit	64
34	D7ST transistor waveforms during test of the base-drive circuit	66
35	D7ST transistor saturation voltage variation for different base currents	67
36	10-kW bridge and tank circuitry	71
37	10-kW output circuitry	73
38(a)	10-kW control circuitry (output voltage feedback)	74
38(b)	10-kW control circuitry (tank current feedback)	75
38(c)	10-kW control circuitry (V/F conversion)	76
38(d)	10-kW control circuitry (base-drive timing)	77
39	10-kW SRI output operating envelope	79
40	10-kW solid-state DC input circuit breaker	81
41	10-kW DC power source	82
42	10-kW housekeeping supplies	83
43	10-kW negative bias supply	85
44	10-kW series resonant inverter	86
45	Interior view of the 10-kW series resonant inverter	87
46	Bode plots of the 10-kW SRI voltage control loop with a 25 Ω load	90
47	Bode plots of the 10-kW SRI voltage control loop with a 50 Ω load	91

-	110	
£Τ	GURC	

į.,

TAA	~*
ra	6.

£

48	Bode plots of the 10-kW SRI current control loop	92
49	Steady-state tank current and resonant capacitor voltage for different load conditions	93
50	Steady-state tank current and resonant inductor voltage for different load conditions	95
51	Steady-state tank current and output transformer primary voltage for different output conditions	96
52	Steady-state tank circuit waveforms for short circuit output conditions	97
53	D6OT base current and base-emitter voltage waveforms for full load conditions	98
54	Output voltage ripple with a 25 Ω load at different output voltage levels	99
55	Output voltage ripple under open circuit conditions	100
56	Circuit used to provide a closing switch for transient load testing	103
57	Circuit used to provide an opening switch for transient load testing	104
58	Tank current, input current, input voltage, and output voltage during a typical turn-on transient	105
59	Tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit without the peak tank current limiting circuitry	106
60	Tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit with the peak tank current limiting circuitry	106
61	The tank current and output voltage response to a load transient of short circuit to open circuit (350 V setpoint) with original output voltage limiting	107
62	The tank current and output voltage response to a load transient of short circuit to open circuit (350 V setpoint) with improved output voltage	
	limiting	107

FI	GURE
----	------

;

Q

•

.

Tank current and output voltage response to a	
load transient of short circuit to the operating	
point (500 V at 10 A)	109
Tank current and output voltage response to a	
load transient of the operating point (450 V at 18 A)	
to open circuit	109
Tank current, output current, and output voltage	
response to a load transient of open circuit to	
the operating point (500 V at 20 Å)	110
Tank current and resonant capacitor voltage response	
to a load transient of open circuit (500 V) to short	
circuit	110
Efficiency versus output power for the 10-kW inverter	111
	 Tank current and output voltage response to a load transient of short circuit to the operating point (500 V at 10 A). Tank current and output voltage response to a load transient of the operating point (450 V at 18 A) to open circuit. Tank current, output current, and output voltage response to a load transient of open circuit to the operating point (500 V at 20 A). Tank current and resonant capacitor voltage response to a load transient of open circuit (500 V) to short circuit. Efficiency versus output power for the 10-kW inverter.

PAGE

SECTION 1

INTRODUCTION

where and the same has the second of

÷

4

To meet the goals of multi-hundred-kilowatt space power systems planned for the middle and late 1980s, advanced power processing technology is required to convert the power available from solar arrays or other space-borne power sources to the various voltage and/or current levels required by the spacecraft loads. This technology can be built on the series resonant conversion technology that has been brought to a high state of development with the use of thyristors as the basic switching element. However, new technology is needed to increase the power level and improve the performance. The use of transistors in place of the thyristors promises to meet both of these goals. Although present thyristors offer higher power capabilities than transistors, their losses are higher, their operating frequency is limited, and additional protection and commutation circuitry is required.

The present contractual program was established to develop transistorized series resonant conversion technology at the 10-kW power level. As a first step in this development, the switching characteristics of the Westinghouse D60T and developmental D7ST transistors required measurement for sinusoidal collector current conditions. Switching characteristics are normally measured with a resistive load where the collector current has a square-pulse type of waveform. In a resonant converter, however, the current is switched on by the transistor, and thereafter varies as a sinusoid.

It is the unusual condition of half-sinusoid collector current with the transistor in saturation that makes conventionally measured switching parameters unsuitable for dynamic analysis of series resonant circuits. Manufacturers have not, as yet, begun to characterize their power switches for use in this type of application. Therefore, it was first necessary to obtain the proper transistor parameters before proceeding to the design and development of the converter.

The 10-kW power level is the next logical step in the development of series resonant converter technology, which is presently at the 2.5-kW level for spaceborne systems. The goals of this program were to develop a single-stage 10-kW converter employing transistors as the switching elements, having an inputvoltage range of 230 to 270 Vdc, and output-voltage range of 200 to 500 Vdc, and an output current-limit range of 0 to 20 A.

ļ

SECTION 2

SUMMARY

Two types of new bipolar switching transistors (the Westinghouse D6OT and D7ST) were characterized for use as switches in series resonant inverters and/or converters. They were characterized at 20, 30, 50, and 70% of their rated collector currents (200 A for the D6OT and 500 A for the D7ST) and at resonant frequencies of 10, 20, and 40 kHz. The collected data show that the D6OT is approximateldy three times fester than the D7ST, having a storage time in the range of 1.5 to 2.0 μ sec, as opposed to 5 to 6 μ sec for the D7ST. The data also indicate that the D6OT gets into hard saturation faster than the D7ST, and that neither is suitable for operation at 70% of its rated collector current at a resonant frequency of 40 kHz. Data were obtained for: base drive parameters to minimize total device dissipation, minimum required base drive as a function of I_C, base drive parameters for maximum operating frequency, delay time, rise time, storage time, fall time, saturation voltage, and output capacitance and input capacitance under series resonant conditions.

Using the data obtained in the transistor characterization, a base-drive circuit was designed and tested to provide the optimal base-drive to these transistors when they are used as switches in series resonant applications. This base-drive circuit provides regenerative feedback, a large amplitude leading-edge current pulse, a large amplitude turn-off current pulse, and reverse base-emitter bias during the transistor off-time.

With this base-drive circuit as one of the building blocks, a series resonant converter was designed, fabricated, and tested to operate from a 230 to 270 Vdc input bus, and provide a winimum output power of 10-kW (500 V at 20 Adc). This circuit has a resonant frequency of 25-kHz, an output ripple of 1.5% peakto-peak, regulation of better than 0.2%, a response time of less than 2 msec, and its output can be either constant voltage or constant current. The electrical efficiency measured was 91% at its full-power level of 500 V and 20 A, and 93.7% at a half-power load of 500 V and 10 A. Full circuit details of the converter are presented, along with the test data.

PRECEDING PAGE BLANK NOT FILMED

SECTION 3

TRANSISTOR CHARACTERIZATION

Five Westinghouse D60T and five Westinghouse D73T transistors were tested and characterized for use as switches in a Series Resonant Converter. The tests were performed using the test circuit of Figure 1 for the D60T transistors, and the test circuit of Figure 2 for the D7ST transistors. These test circuits imposed sinusoidal collector current on the transistor under test while allowing the base-drive characteristics to be varied. The base drive consisted of regenerative (or proportional) feedback of the collector current, a leading edge pulse, and a trailing edge pulse. Tables 1 and 2 list the peak collector currents, resonant frequencies, and test-circuit parameters for which the transistors were tested. The D60Ts were not tested at 140 A and 40 kHz and the D7STs were not tested at 350 A and 40 kHz because the saturation voltages were prohibitively high under these conditions (greater than 6 V).

The base-drive parameters that were varied during this testing were the amplitude of the leading-edge pulse, the duration of the leading-edge pulse, the regenerative-feedback turns ratio, and the amplitude of the trailing-edge (negative I_B) pulse. The transistors were tested in both a saturated and unsaturated condition. For the unsaturated condition, diode CR4 of Figures 1 and 2 was connected to the collector of the transistor under test and was disconnected for the saturated condition. The peak I_C value listed in Tables 1 and 2, for the unsaturated condition the collector current of the transistor was the sum of the tank current and diode CR4's current. One of the D7ST transistors (number 13) developed a collector-to-emitter short approximately 10 sec after being installed in the test setup; therefore, no data on it is available.

Figure 3 shows some typical base drive waveforms and defines the base drive parameters. The following sections discuss each parameter that was measured and give a summary of the data collected.



Figure 1. Circuit for testing the D60T transistors.

ŧ



The second second and

1. 3 St. 1.4

į

•

and the second

16

تعا

Figure 2. Circuit for testing the D7ST transistors.

Peak Ic, A.	Resonant Frequency, fr, KHz	L µH	C μF	Vs Volts	Rep. Rate kHz
40	10	18.6	12	50	5.0
60	10	18.6	12	75	5.0
100	10	18.6	12	135	2.5
140	10	18.6	12	180	2.5
40	20	17.8	3	95	10.0
60	20	17.8	3	145	10.0
100	20	8.1	6	1 30	5.0
140	20	8.1	6	185	5.0
40	40	6.7	2	80	10.0
60	40	6.7	2	120	10.0
100	40 .	4.3	3	140	10.0
L		<u> </u>	L	<u> </u>	

TABLE 1. TEST CIRCUIT PANAMETER VALUES FOR THE DOOT TRANSISTORS

í.

Same Interior

ž

おおおとうとうかい あんがくちょう ちょうかんたい 御御のたかかた ちんしゅうしんせい いんしまたいち いってん

5

vien Lin

and the second second

ì

'n

TABLE 2. TEST CIRCUIT PARAMETER VALUES FOR THE D7ST TRANSISTORS

Peak Ic, Amps	Resonant Frequency, fr, kHz	L, µH	C, µF	Vs Volts	Rep. Rate kHz
100	10	20.5	12.100	128	2.5
150	10	20.5	12.100	190	2.5
250	10	10.0	[·] 24.400	165	1.0
350	10	10.0	24.400	230	1.0
100	20	10.0	6.080	1 30	5.0
150	20	10.0	6.080	190	5.0
250	20	5.0	12.100	165	2.5
350	20	5.0	12.100	240	2.5
100	40	5.0	3.025	140	10.0
150	40	5.0	3.025	200	10.0
0ذ2	40	2.8	6.080	170	5.0



ì

Figure 3. Typical base drive waveforms generated by the test circuits.

A. BASE-DRIVE TO MINIMIZE TOTAL DEVICE DISSIPATION

The base-drive required to minimize total device dissipation was determined by monitoring the total device dissipation with an electronic power-measuring circuit and varying the various base-drive parameters to obtain the lowest reading. This electronic circuit calculated the average of $(V_{BE} \times I_B)$ + $(V_{CE} \times I_c)$ and was calibrated against a balance-type calorimeter.

Figure 4 is a typical set of curves showing that the minimum power dissipation is nearly independent of the regenerative feedback ratio (forced β) at the lower current levels and shows a much more pronounced minimum at the higher current levels. Figures 5 and 6 are typical curves that show how the leading-edge pulse duration and leading-edge pulse amplitude varied with the regenerative feedback ratio for minimum device dissipation. The maximum leadingedge pulse amplitude available from the test circuits was 15 A for the D6OT transistors and 30 A for the D7ST transistors. The characteristics of the trailing-edge pulse had no measurable effect on the minimum device dissipation. Additional data on a typical D6OT and D7ST is presented as Tables A-1 through A-6 of Appendix A. Tables 3 and 4 list the base-drive parameters for the D60T and D70T, respectively, that resulted in minimum total device dissipation. The data for delay time, rise time, storage time, fall time, V_{CE} (SAT), and total device dissipation were taken under these base-drive conditions, and a negative reverse base bias of 7 V for the D60Ts, and 8 V for the D7STs. These negative reverse base bias voltages were chosen since they minimized storage time.

B. TOTAL DEVICE DISSIPATION

Total device dissipation was measured using the electronic power-measuring circuit which has an accuracy of approximately $\pm 10\%$. The data presented represent the power that would be dissipated in the transistor for a full-waverectified sinusoidal collector current. The maximum power that a transistor would dissipate in a series resonant inverter (SRI) is 50% of the values shown. Figures 7 and 8 show how the power dissipation in a typical D60T and D7ST, respectively, varies with reak collector current and resonant frequency. These figures indicate that the power dissipation for the unsaturated condition with the D60T is considerably higher than for the saturated condition, while the power



a.

1

Figure 4. Variation of relative power dissipation with regenerative feedback ratio has a typical D60T transistor



Figure 5. Variation of leading edge pulse duration with regenerative feedback ratio for minimum device dissipation (typical transistor).



Figure 6. Variation of leading edge pulse amplitude with regenerative feedback ratio for minimum device dissipation (typical transistor).

BASE DRIVE PARAMETERS FOR MINIMUM TOTAL DEVICE DISSIPATION FOR THE D60T TRANSISTOR TABLE 3.

· · · · · · · · · ·

.

,

2

1

;

ł

4

"†

			Saturated			Jnsaturated	
	Resonance	Lead Edge P	ling ulse		Lead Edge I	ling Pulse	
eak Ic, Amps	Frequency, fr, kHz	Amps	Su	Turns Ratio	Amps	μS	Turns Ratio
40	10	2.5	32.0	8:1	- 0.7	6.0	6:1
60	10	3.0	31.0	8:1	2.0	3.0	5:1
100	10	4.0	30.0	5:1	6.0	44.0	6:1
140	10	6.0	30.0	4:1	4.0	44.0	3:1
40	20	4.0	12.5	8:1	13.0	19.0	8:1
60	20	7.0	13.5	7:1	12.5	19.0	6:1
100	20	11.5	14.0	7:1	5.0	20.0	4:1
140	20	14.5	15.0	5:1	10.0	20.0	3:1
40	40	10.0	4.0	8:1	8.5	8.0	8:1
60	40	11.5	5.0	8:1	12.0	8.0	8:1
100	40	15.0	5.5	5:1	15.0	5.5	4:1

۲

J ,

BASE DRIVE PARAMETERS FOR MINIMUM TOTAL DEVICE DISSIPATION FOR THE D7ST TRANSISTOR TABLE 4.

and the second second second

Turns Ratio 10:1 6:1 3:1 8:1 5:1 10:1 10:1 7:1 4:1 10:1 10:1 Unsaturated 40.0 40.0 42.0 30.0 10.0 4.5 13.0 15.0 15.0 4.0 6.0 SI Leading Edge Pulse Amps 28 15 14 26 18 18 28 30 28 8 8 Turns Ratio 10:1 10:1 7:1 4:1 8:1 4:1 10:1 10:1 4:1 10:1 10:1 Saturated 12.0 22.0 30.0 32.0 28.0 9.0 13.0 4.0 5.0 5.5 10.5 ыS Leading Edge Pulse Amps 20 16 15 28 12 22 8 24 8 8 ~ Frequency, Resonant fr, kHz 20 20 40 10 10 10 10 20 40 40 Peak Ic, Amps 250 250 350 100 150 350 100 10 150 150 250

.

٠

5

đ

.



ì

ŧ.

Figure 7. Variation of total device dissipation with peak collector current and resonant frequency for a typical D60T.



Figure 8. Variation of total device dissipation with peak collector current and resonant frequency for a typical D7ST.

dissipation for the D7ST is almost the same for either condition. This indicates that the D7ST does not have time to get into hard saturation during the collector-current pulse. In general, the total device dissipation increases with increasing peak-collector current and increasing resonant frequency (Figures 7 and 8). The total power dissipations for all of the transistors tested are presented in Tables A-7 and A-8 of Appendix A.

C. MINIMUM REQUIRED BASE-DRIVE AS A FUNCTION OF IC

Minimum required base-drive current was measured as a function of I_C ; this ratio represents the current gain (β) of the transistor for a given saturation voltage over a range of peak collector currents. The saturation voltage was defined as the value of V_{CE} at the time of peak collector current. This test was performed for saturation voltages of 0.75, 1.0, and 2.0 V. Figures 9, 10, and 11 are the curves of β versus peak collector current for a typical D60T at resonant frequencies of 10 kHz, 20 kHz, and 40 kHz, respectively. Figures 12, 13, and 14 present the same data for a typical D7ST. All of these curves exhibit a maximum achievable collector current for a given collector-to-emitter voltage. The variation of β versus I_C due to changes in the case temperature is shown in Figures 15 and 16 for a typical D60T and D7ST, respectively.

D. BASE-DRIVE FOR MAXIMUM OPERATING FREQUENCY

Maximum operating frequency for a transistor can be achieved by making the time consumed by switching as short as possible. A switching time is only affected by those base-drive parameters that come into affect prior to the end of the switching time. Therefore, the only parameter that affects delay time and rise time is the amplitude of the leading-edge pulse. The regenerative feedback ratio has no effect since the rise time of the feedback transformer is longer than the delay time and wise time of the transistor. Transistor delay time was measured from the time that the base-to-emitter voltage went positive until the collector-to-emitter voltage had fallen by 10%. Typical waveforms from which delay time was measured are shown in Figure 17(a). The test circuits measured delay time with zero collector current; this is representative of







Data No.

i lin

1

.

ŧ





¢'





à,

and and a second second

ŝ





E L





Figure 14. Current gain versus peak collector current for a typical D7ST at a resonant frequency of 40 kHz.



Figure 15. Variation of current gain versus peak collector current at three case temperatures for a typical D60T.



Figure 16. Variation of current gain versus peak collector current at three case temperatures for a typical D7ST.



Figure 17. Typical waveforms for measuring switching times (D60T operating saturated at a peak collector current of 60 A and a resonant frequency of 20 kHz).
switching conditions when the tank current is discontinuous in an SRI. When the tank current in an SRI is continuous, the transistors will be turning on into some current and the delay times will be longer than those measured here. Figures 18 and 19 show curves of delay time versus leading-edge pulse amplitude for a typical D6OT and D7ST, respectively. These curves are typical for all of the transistors at all three frequencies. Delay times versus leading-edge pulse amplitude, peak collector current, and resonant frequency for all of the transistors tested are listed in Tables A-9 through A-17 of Appendix A.

È.

é.

Rise time was measured as the time required for the collector-to-emitter voltage to fall from its 90% level to its 10% level. Rise time could not be measured using the conventional definition of the time from 10% to 90% on the current waveform, since the collector current was zero at the time of turn-on. Typical waveforms from which rise time was measured are shown in Figure 17(a). Figures 20 and 21 show curves of rise time versus the leading-edge pulse amplitude for a typical D60T and D7ST, respectively. These curves are typical for all of the transistors at all three frequencies and show a decrease in rise time as the leading-edge pulse amplitude increases. Rise times versus leading edge pulse amplitude, peak collector current, and resonant frequency for all of the transistors tested are presented in Tables A-9 through A-17 of Appendix A.

Storage time and fall time can be effected by all of the base-drive parameters, since all of these parameters come into effect prior to these switching times. Fall time was measured by turning the transistor off before the collector current had fallen to zero and then measuring the rise time of the resulting V_{CE} spike. Conventional fall time does not exist in an SRI. The base-drive parameters had very little effect on the artificially induced fall time, and resonant frequency and peak collector current were the only parameters that did affect it. This would tend to indicate that the measured fall time may be more a function of the test circuit than the transistor. Typical waveforms from which fall time was measured are shown in Figure 17(b). Fall times versus feedback turns-ratio, peak collector current, and resonant frequency for all of the transistors tested are listed in Tables A-18 through A-26 of Appendix A.

A very long leading-edge pulse adds to the storage time, and the larger the amplitude of the pulse, the greater the effect. The storage time data were taken with a 5 A, 5-usec-wide leading-edge pulse and these parameters were not varied.



ĩΥ

Figure 18. Delay time versus leading edge pulse amplitude for a typical D60T.



Figure 19. Delay time versus leading edge pulse amplitude for a typical D7ST.



Figure 20. Rise time versus leading edge pulse amplitude for a typical D60T.



An erstund

¥

¥

Figure 21. Rise time versus leading edge pulse amplitude for a typical D7ST.

For turn off, the base of the transistor was clamped to a negative voltage by use of an IRF-100 power MOSFET. Therefore, the negative base-current amplitude was a function of this negative voltage, the base resistance of the transistor under test, and the IRF-100 drain-to-source resistance. The only parameter that could be varied was the negative voltage; its effect on storage time is shown in Figure 22 for a D60T transistor and in Figure 23 for a D7ST transistor. A negative 7 V gave the minimum storage time for the D60T transistor, while a negative 8 V was required for the D7ST.

Figures 24 and 25 show a typical variation of storage time with peak collector current and feedback turns-ratio. Storage times versus feedback turnsratio, peak collector current, and resonant frequency are listed in Tables A-18 through A-26 of Appendix A. In general, the storage time increased with increasing collector current, increasing frequency and decreasing feedback turnsratio. Typical waveforms from which storage time was measured are shown in Figure 17(c). It was defined as the time between the 10% points on the negative base-current pulse.

E. SWITCHING TIMES UNDER MINIMUM TOTAL DEVICE DISSIPATION CONDITIONS

Delay time, rise time, storage time, and fall time were measured under the base-drive conditions that resulted in minimum total device dissipation. These base-drive conditions are listed in Tables 3 and 4.

The delay times measured for the D60Ts are given in Table 5. They cover the range of 40 to 80 nsec, with most of them falling in the 60 to 70-nsec range. Delay times covered the range of 100 to 190 nsec for the D7STs, with most of them falling in the 110 to 145-nsec range. Table 6 is a tabulation of the delay times for the D7STs.

The rise times measured for the D60Ts and D7STs are given in Tables 7 and 8, respectively. They cover the range of 60 to 140 nsec for the D60Ts, with most of them falling in the 60 to 90-nsec range. They cover the range of 60 to 115 nsec for the D7STs, with most of them falling in the 60 to 85-nsec range.

The storage times for the D60Ts are given in Table 9. They cover the range of 1.05 to 3.95 µsec for the saturated condition, with most falling in the



Figure 22. Variation of storage time with negative base bias for a typical D60T.



ì

Figure 23. Variation of storage time with negative base bias for a typical D7ST.



Figure 24. Variation of storage time with peak collector current and regenerative feedback turns ratio for a typical D60T.



and roll they

ŀ

Figure 25. Variation of storage time with peak collector current and regenerative feedback turns ratio for a typical D7ST.

TABLE 5. MEASURED DELAY TIMES FOR THE D60T TRANSISTORS

۰.

¥

*

حافا ويدالاند أنا المطرحين

ł

TABLE 6. MEASURED DELAY TIMES FOR THE D7ST TRANSISTORS

t

ŀ

١

		37		150	140	125	160	140	120	125	125	115	125	120			
	tated	36		150	125	120	150	130	110	125	115	115	120	115			
ø	Unsatu	15		155	150	130	150	150	130	135	130	125	135	125			
e, td, n		12		120	130	120	120	130	135	125	135	130	130	120			
elay tim		37		190	145	125	160	130	120	135	125	115	140	125			
Ă	ated	36		180	140	120	170	135	120	140	115	110	145	120			
	Satur	15		175	140	135	140	135	135	135	130	120	145	135			
	cuit uration	rcuit guration			12		115	120	120	100	130	125	125	130	135	120	125
nsistor rameter			nsistor mber	Resonant Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10	20		
Trar Par	C1 Confi	Tran Nu	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350			

TABLE 7. MEASURED RISE TIMES FOR THE D60T TRANSISTORS

Ţ

.

.

đ

.

TABLE 8. MEASURED RISE TIMES FOR THE D7SI TRANSISTORS

į.

Ľ

													_	
		37		80	80	65	100	85	70	70	80	80	80	75
	urated	36		80	70	60	95	80	65	80	65	60	85	75
	Unsat	15		75	20	60	6	80	60	60	65	65	75	75
tr, ns		12		75	70	60	85	80	65	60	65	65	75	70
íse tíme,		28		115	80	65	100	75		80	70	85	8	80
Ж	rated	36		100	70	65	95	70	60	70	65	65	100	75
	Satu	15		100	20	60	85	70	60	80	70	65	95	70
	cuít uration	12		100	70	60	85	70	60	75	60	65	8	70
sistor ameter		cuit șuration	sistor Bber	Resonant Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10
Tran: Par	C11 Conf1	Tran' Nu	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350

42

TABLE 9. MEASURED STORAGE TIMES FOR THE D60T TRANSISTORS

i

÷

Transi Param	stor Jeter				Sto	rage ti	Be, ts,	sıt			
Circ Configu	uit Iration		S	aturate	pa			. Un	Isaturat	bei	
Transi Numb	stor Jer	60-1	60-2	60-3	60-4	60-5	60-1	60-2	60-3	60-4	60-5
Peak Ic, Amps	Resonant Frequency fr, kHz										
40	10	1.35	1.20	1.50	ì.45	1.05	0.38	0.36	0.35	0,40	0.30
40	20	1.62	1.40	1.85	2.40	1.05	0.68	0.60	0.90	0.90	0.44
40	40	1.80	1.55	1.93	2.30	1.45	0.72	0.77	1.0	1.15	0.68
60	10	1.35	1.20	1.55	1.50	1.05	0.40	0.40	0.44	0.60	0.37
60	20	1.80	1.60	1.95	2.40	1.25	0.68	0.64	0.95	1.10	0.60
60	40	1.80	1.57	1.95	2.35	1.40	1.00	0.83	1.15	1.20	0.76
100	10	2.05	1.80	2.20	2.60	1.60	0.62	0.58	0.80	0.94	0.60
100	20	1.87	1.65	2.00	2.55	1.45	0.92	0.80	1.07	1.20	0.84
100	40	2.15	1.90	2.35	2.80	1.80	1.32	1.17	1.45	1.60	1.08
140	10	2.35	2.00	2.50	3.05	1.80	0.70	0.64	0.75	1.06	0.60
140	20	2.48	1.90	2.40	3.95	1.75	1.08	0.98	1.40	1.55	1.00

1.05 to 2.5-usec range, and the range of 0.3 to 1.6 μ sec for the unsaturated condition, with most falling in the range of 0.3 to 1.0 μ sec. The storage times for the D7STs are given in Table 10. They cover the range of 2.8 to 6.7 μ sec for the saturated condition, with most falling in the 3.0 to 6.5- μ sec range, and the range of 1.4 to 6.7 μ sec for the unsaturated condition, with most falling in the range of 2.0 to 5.0 μ sec.

The fall times measured for the D60Ts and D7STs are given in Tables 11 and 12, respectively. They cover the range of 120 to 500 nsec for the D60Ts, with most of them falling in the 150 to 400-nsec range. They cover the range of 180 to 640 nsec for the D7STs, with most of them falling in the 220 to 400-nsec range.

From a comparison of these data with the data for the value of base-drive required to maximize operating frequency, it can be determined that the transistors can be operated under the base-drive conditions that produce minimum total device dissipation without compromising the maximum operating frequency.

F. COLLECTOR-TO-EMITTER VOLTAGE (V_{CE})

The collector-to-emitter voltage (V_{CE}) falls quickly from the value of $V_{\rm g}$ to near zero at turn-on, as shown in Figure 17(a) (which is typical of all test points). After this initial drop in voltage, V_{CE} varies, as shown in Figure 26 during the transistor on-time. The variation of the average V_{CE} (SAT) with peak collector current and resonant frequency is shown in Figures 27 and 28 for the D60Ts and D7STs, respectively. The saturation voltage was defined as the collector-to-emitter voltage at the time of peak collector current. The saturation voltages were measured for the transistors under the base-drive conditions that minimized total device dissipation and are given in Tables 13 and 14.

Saturation voltages measured under these conditions are the optimum tradeoff between base-drive power and collector-emitter dissipation. The saturation voltage increased as either the peak collector current or resonant frequency increased (Figures 27 and 28).

TABLE 10. MEASURED STORAGE TIMES FOR THE D7ST TRANSISTORS

)

The second second

Trans Para	sistor ameter			SC	orage ti	Be, ts,	<u>م</u>		
Cil Confii	rcuit guration		Satur	ated			Unsatu	rated	
Tran Numi	sistor ber	12	15	36	37	12	15	36	37
Peak Ic, Amps	Resonant Frequency fr, kHz								
100	10	3.9	2.8	4.3	3.9	1.6	1.4	1.9	1.4
100	20	4.3	3.0	4.6	4.4	2.8	2.1	3.0	2.6
100	40	4.1	3.5	4.4	3.9	3.4	3.0	3.6	3.1
150	10	4.3	2.9	4.6	4.3	2.0	1.6	2.0	1.6
150	20	4.4	3.3	4.6	4.3	3.0	2.3	3.4	2.9
150	40	4.3	3.7	4.6	4.8	4.2	3.5	4.3	4.1
250	10	4.4	3.4	4.9	4.8	2.3	2.1	2.5	2.4
250	20	4.8	3.9	5.3	5.1	3.5	2.8	4.0	3.4
250	40	6.3	5.0	6.7	6.4	5.2	5.0	6.7	5.2
350	10	6.5	. 4.7	6.4	6.2	2.7	2.7	2.9	2.8
350	20	6.9	5.0	6.9	6.4	4.5	3.7	4.8	4.1

ļ

1

TABLE 11. MEASURED FALL TIMES FOR THE D60T TRANSISTORS

THE.

TABLE 12. MEASURED FALL TIMES FOR THE D/ST TRANSISTORS

1			37		210	30	200	260	230	240	240	360	1	270	1	
		ırated	36		350	340	240	320	270	300	250	390	I	270	1	
		Unsatu	15		220	210	200	180	200	270	260	310	1	280	1	
	, t _f , n8		12		270	320	240	290	290	320	270	440	1	280	1	
	all time		37		600	400	210	550	230	220	310	320	1	1	I	
	цц Ц	ateđ	36		640	400	220	530	320	280	340	270	ı	1	ı	
	Satura	15		460	310	210	400	250	260	280	330	r	1	1		
		12	12	12	12		600	400	230	550	320	300	330	350	1	ł
	istor meter	cuit uration	istor er	Resonance Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10	20	
	Trans Para	CÍr(Confígi	Trans Numb	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350	

47

5

Í

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH

11424-26

*





Figure 26. Typical waveforms of saturation voltage for the D60Ts and D7STs.



Figure 27. Variation of saturation voltage with peak collector current and resonant frequency for the D60Ts (average of five transistors).



Figure 28. Variation of saturation voltage with peak collector current and resonant frequency for the D7STs (average of three transistors).

TABLE 13. MEASURED SATURATION VOLTAGES FOR THE D60T TRANSISTORS

1

i

ż

•

¥

Transi Paran	lstor leter					V _{ce (s}	at)' ^v				
Circ Configu	uit ıration		ß	aturate	p			Un	Isaturat	þə	
Transi Numb	lstor Der	60-1	60–2	60-3	60-4	60-5	60-1	60-2	60-3	60-4	60-5
Peak Ic, Amps	Resonant Frequency fr, kHz										
07	10	0.34	0.30	0.30	0.32	0.34	1.15	1.10	1.10	1.10	1.15
0†	20	0.40	0.32	0.30	0.35	0.36	0.64	0.85	0.90	1.05	1.20
40	40	0.40	0.40	0.37	0.40	0.43	0.56	0.52	0.54	0.62	0.60
60	10	0.52	0.49	0.44	0.75	0.66	1.35	1.35	1.25	1.30	1.35
60	20	0.54	0.48	0.48	0.60	0.55	0.92	1.10	1.15	1.30	1.40
60	40	0.56	0.56	0.52	0.60	0.58	0.77	0.70	0.94	1.00	0.78
100	10	0.90	0.84	0.74	0.85	0.96	1.90	1.75	1.65	1.85	1.85
100	20	1.00	0.88	0.88	1.10	0.96	1.65	1.60	1.60	1.60	1.70
100	40	0.96	0.88	0.84	1.10	1.00	1.00	1.00	1.00	1.30	1.10
140	10	1.35	1.35	1.25	1.80	1.80	2.20	2.23	2.15	2.40	2.50
140	20	1.60	1.50	1.40	2.10	1.85	1.70	2.05	2.00	2.40	2.50

51

• ••

ŝ

TABLE 14. MEASURED SATURATION VOLTAGES FOR THE D7ST TRANSISTORS

and a far free and a far for the second

		37		0.50	0.54	0.70	0.68	0.83	0.94	1.24	1.40	2.30	2.60	2.30		
	urateđ	36		0.46	0.52	0.64	0.65	0.77	0.96	1.12	1.20	2.20	2.20	2.00		
	Unsatı	15		0.56	0.56	0.70	0.72	0.84	1.00	1.67	1.60	3.20	3.90	2.50		
it)' V		12		0.51	0.52	0.66	0.64	0.76	1.04	1.02	1.30	2.00	2.20	1.90		
Vce (sé		37		0.42	0.50	0.68	0.56	0.72	0.88	1.04	1.28	2.60	1.60	2.00		
	ated	36		0.40	0.49	0.64	0.55	0.64	0.76	1.02	1.16	2.00	1.54	1.70		
	Satur	15		0.64	0.60	0.68	0.73	0.73	0.92	2.70	1.54	2.50	2.80	2.40		
		12		0.44	0.48	0.64	0.57	0.70	0.92	1.04	1.20	2.10	1.26	1.70		
iistor meter	uit ıration	cuit juration	rcuit guration	sistor Jer	Resonant Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10	20
Trans Para	Cir Config	Trans Numb	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350		

52

G. OUTPUT CAPACITANCE, COB

The construction of high-power transistors necessarily requires the use of a large-area junction to handle the high currents. Large-area junctions result in a very undesirable characteristic (i.e., large junction capacitances). Fublished data for the D60T give a small-signal, 1-MHz measurement of C_{OB} , which does not accurately depict the nonlinear character of C_{OB} on a large-signal basis such as will be encountered in high-power inverter applications. As shown in Figure 29, C_{OB} appears as a capacitor connected between the collector and base of transistor, Q_2 . Its effect is particularly detrimental when Q_2 is in its OFF state and Q_1 is switched ON. The turn-on of Q_1 causes a voltage transient across C_{OB} of Q_2 , and, according to the relationship

$$i_{CB} = \frac{dV}{dt} C_{OB} , \qquad (1)$$

a current is injected into the base that, if not properly suppressed, will turn Q_2 on and be multiplied by the gain (β) of Q_2 . This current transient, at the time when collector voltage is high, is sufficient to cause significant power dissipation when operating at high frequencies and is a dV/dt limitation on the transistor.

The test circuit of Figure 29 was used to measure the output capacitance of the D60Ts and D7STs. The drive sequence for Q_1 and Q_2 was asymmetrical with both Q_1 and Q_2 off for long periods. Load resistor R_L guaranteed that the Q_2 collector voltage was held at zero during Q_1 off-times. Q_1 was then turned on while Q_2 was held off by the negative bias connected to the bottom of R_B . The injected base current (i_{CB}) flowed through R_B and was measured with a calibrated current probe, while the Q_2 collector voltage transition (dV/dt) was measured with a voltage probe. Collector-to-base capacitance (C_{ob}) was then calculated from





$$C_{OB} = \frac{1_{CB}}{dV/dt} \qquad (2)$$

The output capacitances of the transistors tested are given in Table 15 and averaged 2140 pF for the D60Ts, and 3696 pF for the D7STs.

Transistor Type			D60T				7ס	ST	
Transistor Number	60-1	60-2	60-3	60-4	60-5	12	15	36	37
с _{ов} , pf	2320	2140	2050	2126	2079	3710	3834	3465	3774

TABLE 15. Output Capacitance (C_{OB}) of the D6OT and D7ST Transistors Tested

H. INPUT CAPACITANCE, C_{IB}

The maximum operating frequency of a switching transistor is a direct function of the time required to charge (delay time) and discharge (storage time) the base-to-emitter capacitance (C_{IB}) . To properly design the base-drive circuit to adequately handle the peak-base-drive currents required, a worst-case value for C_{IB} is required. The base-emitter capacitance was measured with the test circuit shown in Figure 30. This test was performed with the collector open, which eliminates parallel effects from C_{OB} . The open collector should approximate operation in an SRI since the collector current in an SRI will be zero at the time of turn-off.

In Figure 30, Q_1 (the DUT) was turned ON by a pulse (V_g) from the pulse generator. This pulse also turned Q_2 OFF. After the base of Q_1 had been fully charged, V_g reverse biased D1 and turned Q_2 ON. Q_2 is a constant current source and drew a constant value of i_B from the base emitter junction of Q_1 . After the excess charge had been removed, V_{BE} fell at a relatively constant rate (dV_{BE}/dt) . From the relationship

$$\frac{\mathrm{d}V_{\mathrm{BE}}}{\mathrm{d}t} = \frac{1_{\mathrm{B}}}{C_{\mathrm{TB}}}$$
(3)

it follows that

$$C_{IB} = \frac{i_B}{dV_{BE}/dt} \qquad (4)$$

The input capacitances of the transistors tested are given in Table 16 and averaged 76,100 pF for the D60Ts and 118,500 pF for the D7STs.

9386-39R1



6

j.

Figure 30. Test circuit and waveforms for measuring C_{1b} of a transistor.

Transistor Type			D60T				לם	'ST	
Transistor Number	60-1	60-2	60-3	60-4	60-5	12	15	36	37
C _{IB} , pF	71,560	73,180	81,000	87,400	67,500	96,800	112,500	126,500	138,000

TABLE 16. Input Capacitance (C_{IB}) of the D6OT and D7ST Transistors Tested

SECTION 4

BASE-DRIVE DEVELOPMENT

A base-drive strategy was developed for both the D60T and D7ST transistors for when they are used as switches on SRIs. The strategy is the same for both types of transistors and is described in the following section.

A. STRATEGY

The strategy developed to drive both the D6OT and D7ST transistors is as follows. Regenerative (or proportional) feedback of the collector current is used since it minimizes the required power from the rest of the base-drive circuitry. At the same time, the transistor is maintained at a constant β (except during the leading-edge pulse) which saves on base-drive power. The base current is allowed to go to zero as the collector current goes to zero, which minimizes the storage time. The base-drive parameters from the transistor characterization that resulted in minimum total device dissipation are employed, and the base-emitter junction is kept reverse biased during the transistor off-time, which eliminates dV/dt turn-on caused by G_{OB} .

B. REQUIREMENTS

A study of the data obtained in the transistor characterization indicates that it is not practical to operate either the D60T or the D7ST transistors at 70% of their rated currents and a resonant frequency of 40 kHz. It was not possible to get either transistor into saturation under these conditions. The long storage time (6 to 7 μ sec) for the D7ST transistor also limits its usefulness at 40 kHz. Therefore, the maximum practical operating frequency (resonant frequency) for these transistors at high currents is in the 20 to 25 kHz range. The base-drive circuit was developed for 25 kHz.

Data taken on the D60T transistors at 20 kHz and 100 A show that the minimum device dissipation occurs at a regenerative feedback ratio of 7:1, with a leading-edge pulse of 12 A amplitude and 15 µsec width. The required

base-drive at 25 kHz should be the same regenerative feedback ratio of 7:1, and a leading-edge pulse of 12 A amplitude that is 12 µsec wide (reduced from

15 µsec by the ratio of 20 kHz to 25 kHz). Data taken on the D7ST transistors at 20 kHz and 250 A show that the minimum device dissipation occurs at a regenerative feedback ratio of 10:1, with a leading-edge pulse of 30 A amplitude and 12.5 µsec width. The required base-drive at 25 kHz should be the same regenerative feedback ratio of 10:1, with a leading-edge pulse of 30 A amplitude and 10 µsec width (reduced from 12.5 µsec by the ratio of 20 kHz to 25 kHz).

It is important that the leading-edge pulse have a rise time of 1 μ sec or less in order to minimize the turn-on time and get the transistor into saturation quickly. The turn-off pulse (negative I_B pulse) needs to be large in amplitude in order to minimize the storage time, which will then allow for maximum utilization of the series resonant tank.

C. CIRCUIT DEVELOPMENT

Conventional transformer coupled base-drive circuits will not provide a 30 A pulse with a rise time of 1 µsec or less because of the leakage inductance of the transformer, base-emitter inductance of the transistor, and stray inductance of the wiring. Direct switching of the 30 A current pulse into the base was considered, but rejected because of the poor efficiency (less than 50%) for that type of base-drive. It was decided to use a transformer-coupled base-drive circuit and overcome the inductance problem by "brute forcing" it with voltage.

The circuit of Figure 31 was developed to provide a 30 A pulse with a rise time of 1 µsec or less and a 7:1 (10:1 for the D7ST) regenerative feedback ratio. Referring to Figure 31, Q₅-X forms a constant-current source that charges capacitor C₆-X to the voltage potential of V₂. When Q₆-X is turned on to apply a leading-edge pulse to QX, the high voltage charge (V₂ = 75 V) on C₆-X is applied to the primary of T₄-X. This high voltage overcomes the effect of the leakage inductance of T₄-X, the stray wiring inductance, and the base-emitter inductance of QX, allowing the base current to rise to 30 A in approximately 1 µsec. After the charge on C₆-X has decayed

11329-3

.

.

.



Figure 31. 10-kW base drive circuitry.

ŕ

to potential V₁ (12 V), the remainder of the leading-edge pulse is supplied from V₁ through CR₅-X. The width of the leading edge pulse is controlled by the on-time of Q_6 -X.

The regenerative feedback is supplied by transformer T_3-X . A separate transformer is used for the regenerative feedback so that the leakage inductance of T_4-X (supplying the leading-edge pulse) can be pinimized. Transistors Q_7-X and Q_g-X are used to isolate the transformers so that the base of QX can be held at a negative bias during the time that it is turnedoff. Q_9-X supplies the curn-off pulse to the base of QX, and holds it at the negative bias level of -7 V. T_6-X is used to provide an isolated turn-off pulse to Q_9-X during the on-time of QX.

D. TESTING

The base-drive design was tested using the test setup shown in Figure 32, which is a half-bridge SRI with a zero impedance load and resonant frequency of 25-kHz. The amplitude of the tank corrent was controlled by varying V_S , and the duty cycle of Q_1 and Q_2 was varied by way of the control circuit. The test setup was operated without any task circuit feedback.

1. D60T Transistors

Transistor 60-5 were installed as Q_1 and 60-4 was installed as Q_2 . The turns-ratios of T3-1 and T3-2 were set at 7:1, and V1 and V2 of Figure 31 were adjusted to give a leading edge pulse amplitude of 12 A. The leading edge pulse duration was set at 12 µsec by the control circuit, and the tank current was adjusted for 100 A peak. The tank current, Q_2 collector current, and Q_2 base current are shown in Figure 33(a). The base current and base-emitter voltage are shown in Figure 33(b) for the same conditions, while Figure 33(c) shows the base current, tank current, and saturation voltage. These oscilloscope traces show a saturation voltage of 1.5 V and a storage time of 1.5 µsec, which is in good agreement with the transistor characterization data.



4

ş

.)

ļ,

ì



63

11474-30

505

51



В.

BASE CURRENT, 10A/DIV -





SWEEP – 5 μ S/DIV

Figure 33. D60T transistor waveforms during test of the base-drive circuit.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAP!
2. D7ST Transistors

Transistor number 36 was installed as Q_1 and number 12 was installed as Q_2 (Figure 32). The turns-ratios of T3-1 and T3-2 were set at 10:1, and V1 and V2 of Figure 31 were adjusted to give a leading edge pulse amplitude of 30 A. The leading edge pulse duration was set at 10 ysec by the control circuit and the tank current was adjusted for 250 A peak. The tank current, Q_2 collector current, and Q_2 base current are shown in Figure 34(a). The base current and base-emitter voltage are shown in Figure 34(b), which shows a storage time of approximately 3 usec. Figure 34(c) shows the base current, tank current, and saturation voltage for a peak tank current of 150 A. The saturation voltage under these conditions is approximately 1.2 V. Figure 35(a) shows that the saturation voltage increased to approximately 2.3 V as the peak tank current increased to 200 A. When the peak tank current was increased to 250 A the saturation voltage increased to 9 V, as shown in Figure 35(b), indicating that the transistor did not have enough base-drive even though the transistor characterization data indicate that the base-drive should have been adequate. Reducing the T3-1 and T3-2 turns-ratios to 8:1 dropped the saturation voltage to 5 V. By increasing V1 of Figure 31 until the base current at the time of peak collector current was 70 A, the saturation voltage was reduced to approximately 2 V (Figure 35(c)).

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH





Figure 34. D7ST transistor waveforms during test of the base drive circuit.





SWEEP -5μ S/DIV

Figure 35. D7ST transistor saturation voltage variation for different base currents.

SECTION 5

CONVERTER DESIGN

The 10-kW series resonant converter was designed to meet the following specifications:

• Resonant frequency - 25 kHz

ж.

Ŀ

- Main bus voltage 230 to 270 Vdc
- Output voltage variable from 200 to 500 Vdc.
- Output current limit adjustable from 0 to 20 A
- Output power 10-kW minimum at 500 Vdc output
- Input power 208 Vac ±10%, 3¢, 60 Hz, 4 wire
- Output voltage regulation $-\pm 2\%$ for input voltage variations of $\pm 10\%$ and/or load variations between 10% and full load current
- Output ripple less than 1% rms
- Remote voltage sensing terminals provided on the rear of the chassis
- Isolation all output terminals are isolated from the chassis, and either the positive or negative terminal may be floated ±100 Vdc from chassis ground.
- Mode indication a local and remote indication is supplied to indicate when the inverter is in the current-limited mode
- Meters output voltage and current meters on the front panel
- AC power control a front panel switch for control power and front panel breaker for the main power
- Cooling forced air
- Mounting standard 19-in. EIA rack.

The decision was made to use the D60T transistor as the basic switch for this design because of its shorter storage time and because of the very limited availability of the D7ST transistors. The use of the D60T transistors at the 10-kW level requires a full-bridge circuit which uses twice as many switches as a half-bridge (4 versus 2), but results in a peak tank current that is

one-half that for a half-bridge. The lower peak tank current gives rise to a more efficient design because of lower I^2R losses and lower transistor saturation voltages.

The major features of the design are discussed in the following sections.

A. BRIDGE AND TANK CIRCUITRY

A schematic of the bridge and tank circuitry is shown in Figure 36. Transistors Ql through Q4 are the four switches of the full-bridge, and T3-1 through T3-4 provide the regenerative feedback base drive for these transistors. SRl and SR2 are saturable reactors that limit the di/dt that Ql through Q4 see, allowing these transistors to saturate quickly, and thereby reduce power losses. SRl and SR2 saturate in approximately 500 nsec, after which they are effectively out of the circuit. Diodes CR1 through CR4 provide the paths for returning excess energy in the tank circuit to the source. Diodes CR54-1 through CR54-4 were added to suppress voltage spikes caused by SRl, SR2, and stray wiring inductance. They are mounted as close to Ql through Q4 as possible, as are C3 and C4, which provide a low impedance AC clamp for CR54-1 through CR54-4 to work into.

The series resonant tank is composed of Cl, Ll, Tl, and T2. Cl is made from four polypropylene capacitors in parallel and has a total capacitance of 0.875 μ F. Capacitor Cl resonates with the inductance of Ll and the primary leakage inductance of Tl at a resonate frequency of 25-kHz. Ll was fabricated by winding 18 turns of 165/30 (16,500 circular mils) Litz wire on an Indiana General-type 8200 ferrite core with a 12.9 cm² cross sectional area. Ferrite was used for both Ll and Tl because of its lower losses. The design of these components could be further improved by using Ceramic Magnetics Inc. type MN60L ferrite instead of the Indiana General type 8200. Tl is used to remove energy from the tank circuit and supply it to the load. The primary of Tl was wound with 18 turns of 165/30 Litz wire and each of the two secondaries was wound with 24 turns of two 150/36 Litz wires in parallel (a total of 7500 circular mils). The core used was the same as for Ll. T2 is a current transformer that provides a tank-current feedback-signal to the control circuit.





Figure 36. 10-kW bridge and tank circuitry.

B. OUTPUT CIRCUIT

The schematic of the output circuitry is shown in Figure 37. The AC current supplied by Tl is rectified by two full-bridge circuits, CR12 through CR15, and CR16 through CR19. The split secondary on Tl is a convenient method of stacking the rectifiers in series to handle the output voltage. The rectified current is filtered by C8-A through C8-D, measured by Ml, and then supplied to the output. The output voltage is measured by M2 and sensed as a feedback-signal for the control circuit by R10 through R14 and R17. R15, R16, and C9 are added to form a lead-lag network for compensating the voltage control loop.

C. BASE DRIVE CIRCUIT

The base drive schematic was presented (Figure 31) and discussed in Section 4.

D CONTROL CIRCUIT

The control circuit schematic is shown in Figures 38(a) through 38(d). The output voltage feedback-signal is isolated from the floating output by isolation amplifier AR1. This feedback signal is then compared against the output voltage reference signal (from R28) and the difference integrated by the feedback around AR2. R25 forms a lead network with C10 for loop compensation. The integrator is confined to the normal operating range by the clamp circuit comprised of R24, R27, CR20, and VR6. Comparator U16 senses when the output voltage is more than 25 V higher than the referenced level and immediately phases the inverter off until the output voltage drops down to the referenced level. This keeps the output voltage under control during transient conditions.

The average output current is related to the average current in the series resonant tank circuit by the turns ratio of T1. Therefore, the average tank current can be sensed and used to control the output current while at the same time protecting the bridge and tank circuit components. The tank current is





11329-2

-

ŗ

ì

٠

s

٤





11329-5

ł

.

ì

ţ

.



Figure 38(b). 10-kW control circuitry (tank current feedback).



Figure 38(c). 10-kW control circuitry (V/F conversion).



÷

i

1



77

 \bigcirc

sensed by current transformer T2, rectified by CR24 through CR27, and converted to a voltage by R34. This voltage is then compared against the output current reference-signal (from R30) and the difference integrated by AR3. This integrator is also confined to the normal operating range by a clamp circuit comprised of R35, R36, CR22, and VR8. AR5A and AR5B sense when the output voltage has fallen below a certain level (determined by the output current reference-signal (150 V for a reference level of 20 A) and then linearly phase the output current tack to 6 A as the output voltage falls to zero. The static output operating envelope produced in this manner is shown in Figure 39. Comparator U15 senses when the peak tank current exceeds 120 A and immediates, resets the integrator (AR3) to zero, which in turn phases the inverter off. The integrator can immediately start to integrate back up and phase the inverter back on to the referenced set point. This comparator limits the peak tank current and protects the components of the bridge and tank circuitry during transient conditions. Currents are limited to a peak value of 120 A and the voltage on resonate capacitor Cl is limited to 1200 V.

The outputs from the voltage and current feedback circuits are diode-OR'd to the input of the voltage-to-frequency (V/F) converter. The diode-OR'd functions control by limiting how far R38 is allowed to phase on the inverter, while VR9 provides a maximum limit to which the inverter can be phased on. The actual V/F converter, U2, uses AR4 to improve linearity, operating range, and response time, while U3, a flip-flop, alternately allows the pulse output of U2 to be applied to the base-drive for opposite sides of the bridge by way of the steering gates (U4). Comparator U14 senses whether the voltage loop or the current loop has control of the system and closes relay contact K1-A and turns front panel light DS1 on when the current loop has control.

The output pulse from the steering gates is inverted by U6 and applied to the interface circuit composed of Q13, Q14, and Q15. This circuit drives T6-X (Figure 31) which turns Q9-X off, permitting QX to be turned-on. The trailing edge of the pulse turns Q9-X back on, starting the turn-off of QX. The output pulse from the steering gates is also delayed for approximately 1 μ sec by R47 and C21. This delay allows time for Q9-X to be turned-off and also provides a means for balancing both halves of the tank current if necessary by varying this delay time slightly. The delayed pulse is inverted by U6 and shortened



Figure 39. 10-kW SRI output operating envelope.

by R49, R50, and C23 to the width required for the leading-edge base-drive pulse. This shortened pulse is applied to the interface circuit composed of Q10, Q11, and Q12 which turns Q6-X (Figure 31) on and off.

E. SOLID-STATE DC INPUT CIRCUIT BREAKER

The main DC bus for the inverter is protected by a solid-state circuit breaker that trips if the line current exceeds 60 A. The switch used in this urcuit breaker is a D60T transistor (Q27 of Figure 40) that is driven by a small free running inverter operating at 160 kHz. The inverter consists of U8, Q25, Q26, and T7 of Figure 40. The output of this inverter is rectified by CR42 and CR43, filtered by C40, C61, and C62, and used as the base-drive for Q27. The output level of the inverter is varied by R74, which is used to adjust the base-drive of Q27 so that it will come out of saturation at 60 A. When Q27 comes out of saturation, the optical coupler (U9) turns on, setting the flip-flop (U7). When U7 is set, the inverter turns-off, which removes the base-drive from Q27, causing Q27 to turn off within 10 µsec after coming out of saturation. Pushbutton S1 is used to reset the flip-flop, turning the circuit breaker back on.

F. MAIN BUS SUPPLY

The main bus supply is a commercially purchased, unregulated, 60 Hz supply with an LC output filter. The output of this supply varies over the range of 230 to 270 Vdc as the line and load vary. T2, T3, and associated components (Figure 41) were added to this commercial supply to provide unregulated power for the housekeeping supplies.

G. HOUSEKEEPING SUPPLIES

A schematic of the housekeeping supplies is shown in Figure 42. Regulation is provided by standard, commercially available 3-terminal regulators that produce outputs of ± 12 V, ± 12 V, and ± 75 V.



. . . .

ţ

ŧ

1 Ì

1

.



NOTE: RESISTORS ARE 1/4 W, 5% CARBON UNLESS OTHERWISE SPECIFIED. ORIGINAL PAGE IS OF POOR QUALITY

......

Ξį.

· - - -



Figure 41. 10-kW DC power source.



中二日

.

ł

Figure 42. 10-kW housekeeping supplies.

H. NEGATIVE BIAS SUPPLY

Each of the base drive circuits requires an isolated negative 8 V for use as the negative bias during the time that the transistors (Ql through Q4 of Figure 36) are off. These negative bias voltages are supplied by the freerunning inverter of Figure 43. The inverter operates at 25 kHz and has four isolated outputs. This is a low power inverter and the 10 A current pulses required during turn-off of Ql through Q4 are provided by C7-X of Figure 31.

I. MECHANICAL

The 10-kW converter was designed to be used in a laboratory type environment with forced air as the cooling medium. It was divided into two separate chassis, so that the power supply to generate the main DC bus power could be separated from the actual series resonant converter for convenience reasons. The chassis containing the DC bus supply is free-standing and is 55.9 cm x 49.5 cm x 38.1 cm (22 in. x 19.5 in. x 15 in.).

The actual series resonant converter, shown in Figure 44, is contained in a rack-mountable chassis that is 48.25 cm x 31.1 cm x 46 cm (19 in. x 12.25 in. x 18 in.). It weighs 52 kg (115 1b) and can be mounted at a convenient height for operation of its controls and reading of the meters. This chassis is connected to the power supply chassis by two cables, one for the main DC bus power and one for controls and housekeeping power.

Figure 45 is an interior view of the inverter showing the locations of the D60T and commutating diode heat sinks, output rectifiers, control circuitry, base-drive, series resonant capacitor, output transformer, and series resonant inductor. The input capacitor, output capacitor, housekeeping supplies and fans are mounted in the bottom of the chassis and cannot be seen in this photograph.



ì

:

*



ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH



Figure 44. 10-kW series resonant inverter.



ú

Figure 45. Interior view of the 10-kW series resonant inverter.

SECTION 6

TESTING

The 10-kW converter that was designed and fabricated was also tested under a variety of conditions to determine its operational characteristics. The parameters tested for were stability, steady-state waveforms, output ripple, regulation, transient waveforms, and efficiency. The test results for each of these parameters are discussed in the following sections.

A. STABILITY

The voltage and the current control loops both have integrators in their forward loops to provide very high DC gain, necessary for good regulation. In addition to the integrator, the voltage control loop has a lead-lag network on the output voltage divider and a lead network as part of the integrator for loop compensation. The Bode plots for this loop for a variety of output conditions are shown in Figures 46 and 47. These figures show the bandwidth increasing and the stability decreasing as either the output voltage increases or the load resistance decreases. The worst case gain margin is 10 dB, and the worse case phase margin is 65 deg.

The current control loop does not have any compensation in addition to the integrator. The Bode plots for this loop for a variety of conditions are shown in Figure 48. The bandwidth and the stability of this loop are fairly constant for the conditions tested with a worst case gain margin of 15 dB and a worst case phase margin of 90 deg.

B. STEADY-STATE WAVEFORMS

Photographs of oscilloscope trace of the major current and voltage waveforms in the inverter were taken for three output conditions corresponding to when the tank current is discontinuous, the diodes conduct for approximately 0.75 w, and the inverter is phased almost full-on. The first set of these photographs (Figure 49) shows the tank current and resonant capacitor (C1 of

89

PRECEDING PAGE BLANK NOT FILMED



Figure 46. Bode plots of the 10-kW SRI voltage control loop with a 25 Ω load.



Figure 47. Bode plots of the 10-kW SRI voltage control loop with a 50 Ω load.



Figure 48. Bode plots of the 10-kW SRI current control loop.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH





93

C-2

Figure 36) voltage. From these it can be seen that for a 500 V output into a $25-\Omega$ load (10-kW) the peak tank current is approaching 100 A and the peak capacitor voltage is proximately 700 V. Figure 50 shows the resonant inductor (L1 of Fi 36) voltage and Figure 51 shows the output transformer (T1 of Figure 36) primary voltage, along with the tank current for the same three output conditions. The tank current, capacitor voltage, inductor voltage, and transformer primary voltage are shown in Figure 52 for short circuit output conditions. The output current is approximately 6 A under this condition (with the control pot set at 20 A) because of the current cutback feature of the control circuitry that starts to function as the output voltage goes to zero (see Figure 39). The steady-state base current and base-emitter voltage waveaforms for the 10-kW output condition are shown in Figure 53.

C. OUTPUT RIPPLE

The output ripple for three different output voltages and a 25 Ω load is shown in Figure 54, while Figure 55 shows the condition for two different open circuit output voltages. The open circuit, 327 V condition, produced the largest peak-to-peak ripple observed. This ripple data is summarized in Table 17. The peak-to-peak ripple could be reduced by adding more output capacitance, but this would also decrease the bandwidth of the frequency response.

Output Load R_L , Ω	Output Ripple, Peak-to-Peak		
	Volts	% of V o	
25	4.0	2.2	
25	4.5	1.8	
25	4.5	0.9	
co	34	10.4	
08	25	5.0	
	Output Load RL, Ω 25 25 25 25 ∞ ∞	Output Load R_L , Ω Output Ripple, H254.0254.5254.5 ∞ 34 ∞ 25	

TABLE 17. Output Ripple of the 10-kW Converter

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH



SWEEP - 10 μ S/DIV

Figure 50. Steady-state tank current and resonant inductor voltage for different load conditions.



SWEEP - 10 μ S/DIV

Figure 51. Steady-state tank current and output transformer primary voltage for different output conditions.

96

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH





Figure 52. Steady-state tank circuit waveforms for short circuit output conditions.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH



SWEEP - 10 μ S/DIV

11424-41

Figure 53. D60T base current and base-emitter voltage waveforms for full load conditions.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH



SWEEP - 10 µS/DIV







SWEEP - 10 mS/DIV

Figure 55. Output voltage ripple under open circuit conditions.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH

D. LINE AND LOAD REGULATION

Ŧ

ĺ.

The line and load regulation measurements are presented in Table 18. They show that the regulation is better than or equal to 1 V.

Line Regulation			Load Regulation		
Input Voltage V	Output Voltage, V _o ,V	Output Current, I _o , A	Load Resistance, R _L , Ω	Output Voltage, V _O , V	Output Current, I _o , A
			1000	200	0.2
243	350	10	10	200	20
			1000	350	0.35
258	350	10	17.5	350	20
			1000	400	0.4
271	349	10	25	400	16

TABLE 18. Line and load Regulation Measurement Data

E. TRANSIENT LINE AND LOAD TESTS

The inverter was tested for its response during turn-on of the main bus supply and for load transients of the operating point to short circuit, short circuit to the operating point, operating point to open circuit, open circuit to the operating point, open circuit to short circuit, and short circuit to open circuit.

The circuit shown in Figure 56 was used when we wanted a closing switch to generate load transients, while the circuit shown in Figure 57 was used when we wanted an opening switch. The SCR of Figure 56 was turned back off by programming the output of the inverter to zero current. We used R2 only when short circuiting the output of the inverter and it provided a limit on the maximum surge current. The GTO SCR of Figure 57 could not be used both as a closing switch and an opening switch because of its low surge-current rating (220 A). It was turned-on while the inverter was off, and then the inverter was brought on to the operating test point.

Figure 58 shows the tank current, input bus current, output voltage, and input voltage as the main bus supply is turned-on and the inverter comes up to an operating point of 500 V and 10 A. These traces are typical of all the turn-on transients tested and show that these parameters are well behaved during the turn-on.

The tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit is shown in Figure 59. This was the response before the peak tank current limiting circuitry (U15 and associated components of Figure 38(b)) was added to the control circuit, and shows the tank current peaking at 190 A and the capacitor voltage peaking at 1700 V. These peak levels were unacceptably high and therefore the circuit was modified. Figure 60 shows the response of the tank current and capacitor voltage to the same transient condition after the peak tank current limiting circuitry was added. The tank current is now limited to 120 A and the capacitor voltage to 1000 V, which are acceptable levels.

The tank current and output voltage response to a load transient of short circuit to open circuit (350 V setpoint) is shown in Figure 61. The tank current response is acceptable, but the output voltage overshoots the


2

r

. . . .

Figure 56. Circuit used to provide a closing switch for transient load testing.



a state of the second sec

12.5

Figure 57. Circuit used to provide an opening switch for transient load testing.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH





SWEEP - 1 mS/DIV

Figure 58. Tank current, input current, input voltage, and output voltage during a typical turn-on transient.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH



SWEEP - 200 µ S/DIV

Figure 59. Tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit without the peak tank current limiting circuitry.

11424-48

11424-47



SWEEP - 200 µ S/DIV

Figure 60. Tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit with the peak tank current limiting circuitry.

ORIGINAL PAGE



SWEEP - 200 µS/DIV

11424-49

Figure 61. The tank current and output voltage response to a load transient of short circuit to open circuit (350 V setpoint) with original output voltage limiting.



Figure 62. The tank current and output voltage response to a load transient of short circuit to open circuit (350 V setpoint) with improved output voltage limiting. 350 V setpoint by 200 V, which is unacceptable. The output voltage limiting circuitry at this time was a fixed level (~550 V), optically coupled circuit that phased the V/F converter back when the output voltage exceeded 550 V. This circuitry was eliminated and a circuit (Ul6 and associated components of Figure 38(a)) whose trip level is a function of the programmed setpoint was added. The response of the output voltage to the same transient condition after this change in the control circuitry was incorporated is shown in Figure 62. The output voltage overshoots the 350 V setpoint by only 50 V with this circuitry.

Figures 63, 64, 65, and 66 show typical responses to load transients of short circuit to the operating point (500 V at 10 A), operating point (450 V at 18 A) to open circuit, open circuit to the operating point (500 V, 20 A), and open circuit (500 V) to short circuit, respectively.

F. EFFICIENCY MEASUREMENTS

Ł

. 1

The efficiency of the inverter was measured under static conditions while operating into a resistive load. The efficiency versus output power for loads of 25 Ω and 50 Ω is shown in Figure 67. This figure shows that the efficiency is almost constant for output powers above the 2-kW level. These curves represent the efficiency of the main DC input-power bus to the output of the inverter and the dota from which they were drawn is given in Table 19.

Tables 20 and 21 list the power draw of the various drive and control circuitry functions associated with the inverter for loads of 25 Ω and 50 Ω , respectively. These tables show that the power draw by these various functions increases as the output power increases, except for the solid-state circuit breaker and the -12 V control, which remain constant.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH

11424-51



SWEEP - 500 µS/DIV

Figure 63. Tank current and output voltage response to a load transient of short circuit to the operating point (500 V at 10 A).

11424-52



SWEEP - 200 µS/DIV

Figure 64. Tank current and output voltage response to a load transient of the operating point (450 V at 18 A) to open circuit.

ORIGINAL PAGE BLACK AND WHITE PHOTOGRAPH

11424-53



SWEEP - 200 µS/DIV

Figure 65. Tank current, output current, and output voltage response to a load transient of open circuit to the operating point (500 V at 20 A).

11424-54



Figure 66. Tank current and resonant capacitor voltage response to a load transient of open circuit (500 V) to short circuit.







TABLE 19. EFFICIENCY DATA FOR THE 10-KW INVERTER

• •

90.66 90.86 90.94 90.84 91.12 91.10 90.98 93.16 90.32 93.67 EFF., % 9í.01 м PLOSS' 172 260 364 489 643 712 784 874 173 981 262 Р, W 3,618 8,949 1,608 2,520 7,217 8,046 2,356 4,914 6,384 9,900 3,881 I, A 17.16 8.04 10.08 12.06 15.96 17.88 6.73 14.04 18.84 19.80 8.62 Efficiency Data ⊳ 250 300 350 400 425 450 475 500 350 450 200 , o C 25 25 25 25 25 25 25 25 25 50 50 ч г P_{IN}, W 7,929 8,830 9,823 2,529 5,403 7,027 1,780 2,780 3,982 10,881 4,143 I, NI 21.70 37.10 32.90 41.80 46.90 6.90 10.90 15.80 28.80 16.40 9.84 Þ VIN' 249 238 258 255 252 244 235 232 253 241 257

.....

TABLE 20. POWER DRAWN BY THE VARIOUS DRIVE AND CONTROL CIRCUITRY FUNCTIONS FOR A LOAD OF 25 OHMS AND 11 POWER LEVELS

+

,

ショックストー 東京 ションがたい 生きさん 大利用人 たんかいたたい たち

11

1

はちまいと いうとうり ちゅうしき

 $\cdot \lambda$

.

66.58 134.00 101.77 137.27 111.45 125.95 130.99 119.47 139.44 143.00 144.93 Total Control (-12 V) 0.11 0.12 0.12 0.12 0.12 0.12 0.12 9.12 0.12 0.12 0.12 Control (+12 V) 0.19 2.05 2.29 1.69 2.23 1.47 1.93 2.17 2.84 1.81 2.11 Drive and Control Circuitry Solid-State Power Draw, W Circuit Breaker 26.33 25.73 25.13 24.88 24.40 24.28 24.16 25.97 24.14 23.92 23.92 Negative 4.45 8.53 9.86 16.95 11.30 13.10 14.90 17.73 18.84 19.23 15.87 Supply Bias Base Drive (75 V) 48.69 53.93 66.66 23.22 43.44 56.92 59.92 61.42 63.67 64.41 67.41 Base Drive (12 V) 11.48 27.18 29.60 30.20 22.23 28.99 30.20 30.80 31.17 25.37 31.41 2,513 1,620 8,892 6,348 9,825 10,256 405 4,893 7,153 8,006 3,600 Р_о, W Conditions Output 1₀, A 16.83 8.10 10.50 13.98 17.79 18.72 19.65 4.05 12.00 15.87 20.07 v., v 250 475 100 200 300 350 400 425 450 500 511

 TABLE 21. POWER DRAWN BY THE VARIOUS DRIVE AND CONTROL CIRCUITRY

 FUNCTIONS FOR A LOAD OF 50 OHMS AND 7 POWER LEVELS

Ŭ	Output ondition:	ú			Dríve	and Control Ci Power Draw, W	lrcuítry		
v. v	I _o , A	P _o , W	Base Drive (12 V)	Base Drive (75 V)	Negative Bias Supply	Solid-State Circuit Breaker	Control (+12 V)	Control (-12 V)	Total
100	1.98	198	5.44	13.48	2.64	26.09	0.75	0.12	48.52
200	3.90	780	10.87	22.47	4.69	25.97	0.99	0.12	65.11
300	5.82	1,746	16.31	33.71	6.92	25.73	1.21	0.12	84.04
350	6.78	2,373	19.33	37.45	8.17	25.61	1.33	0.12	92.01
400	7.68	3,972	21.74	42.69	9.26	25.37	1.45	0.12	100.63
450	8.64	3,888	23.56	46.44	10.34	25.37	1.57	0.12	107.39
200	9.57	4,785	24.76	48.69	11.42	25.37	1.69	0.12	112.05

SECTION 7

CONCLUSIONS AND RECOMMENDATIONS

Two types of new bipolar switching transistors (the Westinghouse D6OT and D7ST) have been characterized for use as switches in Series Resonant Inverters and/or Converters. The D6OT is approximately three times faster than the D7ST, having a storage time in the range of 1.5 to 2.0 μ sec, as opposed to 5 to 6 μ sec for the D7ST.

The base-drive requirements to optimize total device dissipation and maximize operating frequency were determined by a parametric study of the basedrive parameters. A base-drive circuit employing regenerative feedback, a large amplitude leading-edge current-pulse, a large amplitude turn-off currentpulse, and reverse base bias during the transistor off-time was developed to provide these optimum base-drive requirements.

The suitability of the D6OT to function as a switch in a series resonant converter was demonstrated by the successful development and testing of a 10-kW, full-bridge series resonant converter. The unit achieved an electrical efficiency of 91% at its full power level of 500 V and 20 A, and an efficiency of 93.7% at a half power load of 500 V and 10 A.

There are no inherent problems that would prevent this 10-kW design from being upgraded to a space-qualified status. The major effort to do this would be in the areas of qualifying the D60T transistors, qualifying the series resonant capacitors, and thermal-vacuum packaging of the entire unit.

Based on the performance of this 10-kW unit employing D6OT transistors it appears feasible to produce a 25-kW series resonant converter by use of the D7ST transistor with its 2.5 times higher current rating. The longer storage time of the D7ST may, however, cause some performance penalty in the area of efficiency. Future work in the area of transistor development should be to reduce the storage time and to provide better device packages. The inductance of the base, collector, and emitter leads is a major problem with the present packages because of the high current levels (hundreds of amps) involved.

APPENDIX A

ADDITIONAL TRANSISTOR CHARACTERIZATION DATA

PRECEDING PAGE BLANK NOT FILMED

l

TABLE A-1. RELATIVE POWER DISSIPATION VERSUS REGENERATIVE FEEDBACK TURNS RATIO FOR A TYPICAL D60T (No. 60-1)

h

i h

							Relati	ve Power	Díssipal	ton					
												-			
Circ	cuit uration			VJ	aturated					ľ		Unsatura	ted		
, <u>, ,</u>	118			;	1.9	7:1	8:1	10:1	3:1	4:1	5:1	6:1	7:1	8:1	1:01
K	t10	1			;			+							
Peak Ic. Amps	Resonant Frequency. fr, kHz														
40	01	ı	0.70	0.68	0.68	0.69	0.67	0.71	1.92	1.86	1.87	1.85	1.89	1.89	1.93
07	20	1	1	1	0.76	0.73	0.73	0.73	1	1.66	ı	1.64	1	1.64	1.63
04	60	1	1	1.12	1.08	1.04	1.02	1.00	1	1.34	١	1.28	١	1.28	1.26
99	01	ł	1.70	1.58	1.53	1.51	1.54	1	3.33	3.26	3.24	3.27	1	3.28	1
60	20	i	1	1	1.61	1.58	1.57	1.57	•	2.86	1	2.86	1	2.86	2.88
60	0*	1	1	2.30	2.20	2.18	2.18	2.14	I	2.44	2.50	2.48	1	2.46	2.48
81	01	4.70	4.12	4.02	4.00	4.04	3.94	ı	7.58	7.44	7.36	7.34	7.34	7.36	7.36
001	20	1	4.56	4.42	4.42	4.42	4.40	1	6.40	6.44	1	6.48	1	§.3	6.36
100	40	6.88	6.54	6.54	6.96	ı	1	1	6.70	6.42	6.48	6.56	1	6.60	,
140	10	1	7.68	7.52	7.52	7.98	1	1	10.36	10.34	10.38	10.54	1	1	•
140	20	6	8.76	8.46	8.26	8.92	1	1	10.16	10.26	10.38	i0.52	•	1	•

ORIGINAL PAGE IS OF POOR QUALITY

TABLE A-2. LEADING EDGE PULSE DURATION VERSUS RECENERATIVE FEEDBACK TURNS RATIO FOR A TYPICAL D60T (No. 60-1)

r P

h

ł

.

•

•

Pari	meter						Lead	ng Edge	Pulse Du	iration.					
Cit Config	rcuit Iuration				Saturate					•			1		
£2	urns It fo	3:1	۲:4 ۲:4	5:1	6:1 6	7:1	1:N	10:1	ä		5:1	6: 1	, ;;		10
Peak Ic. Anna	Resonant Frequency, fr, kH :														
04	10	1	6.5	14.0	23.0	24.0	0.16	37.0	1	4.0	6.0 9	6.0	7.0	ę.0	48.0
3	20	1	1	1	8.0	9.0	0.11	12.5	1	0.61	•	18.4	•	19.0	18.0
3	40	,	•	3.0	4.0	3.8	4.0	5.4	•	7.1	•	8.2	1	7.2	7.1
\$	0	•	5.0	3.0	15.5	28.0	29.5	34.0	2.0	2.0	3.0	2.5	•	47.0	1
3	8	1	1	•	12.5	13.5	15.0	14.0	ı	18.7	۱	18.9	1	19.5	19.4
99	\$	1	1	3.4	5.1	e .0	6.0	0.9	,	2.6	3.4	7.7	1	é.9	8.2
001	01	3.0	3.0	27.5	0.16	33.0	34.0	•	2.0	2.0	45.0	45.0	41.0	44.0	4.0
8	20	4	0.4	11.5	12.5	13.4	15.0	ı	21.0	20.0	I	19.0	ł	19.5	19.2
8	\$	2.0	3.5	5.3	6.4	٠	1	1	2.5	4.7	5.8	7.2	,	7.6	•
971	01	1	27.0	31.5	¥.0	35.0	1	1	42.0	41.0	41.0	42.0	•	•	,
071	20	•	11.3	8.01	15.0	16.0	1	1	21.4	21.5	21.0	20.0	ı	,	•

TABLE A-3. LEADING EDGE PULSE AMPLITUDE VERSUS REGENERATIVE FEEDBACK TURFS RATIO FOR A TYPICAL D60T (No. 60-1)

λ

Par	meter					Le	ading E	dge Puls	e Ampli	tude, A					
C1 Confi	rcuit guration			S	sturated						5	nsa t ur a	ted		
Lu T	it is It is	3:1	4:1	5:1	6:1	7:1	8:1	10:1	3:1	4:1	5:1	6:1	1:1	8:1	10:1
Peak Ic. Amps	Resonant Frequency, Er, kHz														
07	01	1	m	2	2.0	n	7	'n	I	Q	2	60	ø	2	~
60	20	1	1	1	3.0	-4	-4	4	1	2	1	60	ı	11	13
40	64	1	1	4	6.4	s	Q	ç	1	Ś	1	\$	•	ø	10
60	01	١	2	m	3.5	7	m	I	~	2	7	¢	1	e)	•
60	20	ı	1	1	5.0	9	9	~	1	14	1	15	I	15	13
60	04	1	1	2	7.0	8 0	øÇ	6	1	15	15	9	ł	1	11
100	10	~	m	6 1	5.0	7	6 0	۱	. 2	7	7	¢	~	6	=
8	20	'	6	Ŷ	9.0	01	10	1	m	Ś	•	12	1	15	51
001	40	5	15	15	15.0	1	•	ł	15	15	15	15	1	15	1
071	10	1	4	9	13.0	15	1	۱	10	14	15	13	1	ı	1
071	20	4	01	13	15.0	15	· I	t	¢	14	13	15	I	1	1

TABLE A-4. RELATIVE POWER DISSIPATION VERSUS REGENERATIVE FEEDBACK TURNS RATIO FOR A TYPICAL D7ST (No. 12)

Par	ameter						Rela	Itive Pow	ver Dissi	lpation					
C1 Conf1	rcuit guration				Satur	ated					Unt	sat urate(Ð		
Tu Ra	tins tío	3:1	4:1	5:1	6:1	8:1	10:1	12:1	3:1	4:1	5:1	6:1	8:1	10:1	12:1
Peak Ic, Amps	Resonant Frequency, fr, kHz											· ·			
100	10	t	0.39	ł	0.34	0.33	0.31	0.32	ı	0.42	ł	0.42	0.40	0.40	0.40
100	20	1	0.62	1	0.56	0.54	0.52	0.51	•	0.60	1	0.55	0.54	0.54	0.52
100	07	1	0.82	1	0.72	0.71	0.70	0.67	1	0.79	ı	0.73	0.72	0.70	0.70
150	10	1	0.69	1	0.63	0.62	0.61	0.60	1	0.77	1	0.74	0.73	0.73	0.72
150	20	1	1.16	۱	1.04	1.01	1.00	1.00	•	11.11	1	1.03	1.02	1.00	1.01
150	40	1	1.65	ı	1.56	1.52	1.54	1.51	1	1.64	t	1.58	1.55	1.54	1.49
250	10	1	1.68	ı	1.65	1.55	1.55	1.53	1	1.85	ł	1.80	1.80	1.83	1.83
250	20	1	2.34	ı	2.16	2.16	2.20	2.34	•	2.40	•	2.32	2.26	2.32	2.46
250	40	5.92	5.92	5.16	5.76	6.48	1	I	5.52	4.84	5.44	6.20	•	•	1
350	10	3.55	3.40	3.28	3.50	ı	1	1	3.80	3.70	3.70	3.78	ı	1	•
350	20	5.08	4.96	6.00	7.76	1	1	1	5.04	5.04	5.72	7.00	1	1	1
									•	•	•	•			

TABLE A-5. LEADING EDGE PULSE DURATION VERSUS REGENERATIVE FEEDBACK TURNS RATIO FOR A TYPICAL D7ST (No. 12)

Par							Leading	Edge Pul	lse Durat	fon, ts					
C1 Conf1	ircuit guration			S.	aturated	-					n	isaturate	p		
Tu	ir ns It lo	3:1	4:1	5:1	6:1	8:1	10:1	12:1	3:1	4:1	5:1	:: 9		10:1	12:1
Peak Ic, Amops	Resonant Frequency, fr, kHz														
001	10	1	6.0	1	8.0	11.0	18.0	27.0	1	37.0	1	38.0	34.0	34.0	35.0
100	20	1	5.0	1	6.0	6.5	7.2	9.2	•	4.0	ı	6.5	8.5	10.5	11.5
100	07	1	2.2	ł	2.9	3.7	4.2	3.8	•	2.9	1	3.0	4.1	4.4	5.2
150	10	1	3.0	•	13.0	30.0	32.0	31.0	۱	30.0	•	38.0	37.0	38.0	37.0
150	20	1	4.8	I	6.8	8.0	9.5	10.0	۱	4.0	I	7.5	0.11	12.5	12.5
150	40	ŧ	3.8	I	3.8	4.2	4.5	5.0	١	3.5	1	3.8	4.5	5.2	5.3
250	10	1	5.0	١	27.0	30.0	31.0	34.0	ı	18.0	1	42.0	42.0	42.0	44.0
250	50	,	8.0	I	11.0	13.0	14.5	15.5	۱	7.0	1	13.0	15.5	16.0	17.5
250	07	0.4	8.4	5.2	7.1	١	•	١	4.0	5.5	7.1	8.2	1	ł	ı
350	10	8.0	27.0	30.0	33.0	١	ł	١	16.0	24.0	30.0	32.0	•	1	1
350	20	8.0	13.0	14.5	17.0	١		1	9.5	15.0	18.0	18.0	١	٠	1
						-	-				-				

TABLE A-6. LEADING EDGE PULSE AMPLITUDE VERSUS REGENERATIVE FEEDBACK TURNS RATIO FOR A TYPICAL D7ST (No. 12)

1

Ì

Par	meter						Leading	Edge Pu	ilse Amp	lítude,	<				
C1 Conf1	rcuit guration				Saturat	ę					5	satura	ted		
Tu Re	urns It io	3:1	4:1	5:1	6:1	1:8 8	10:1	12:1	3:1	4:1	5:1	6:1	8:1	10:1	12:1
Peek Ic. Amps	Resonant Frequency, fr, kHz														
001	10	١	80	1	80	01	80	00	1	4	I	10	14	16	16
100	20	1	80	١	14	14	16	16	1	14	۱	12	14	12	14
100	07	1	20	1	24	22	22	28	۱	22	1	22	18	18	18
150	10	ı	10	ı	œ	æ	12	12	ı	Ś	ł	12	16	16	8
150	20	•	18	ı	20	24	24	24	1	81	t	18	81	18	8
150	40	1	26	I	8	8	8	8	ł	26	,	8	8	8	8
250	10	١	80	1	16	24	26	28	ı	90	1	20	28	8	8
250	20	1	24	•	8	9	R	8	ı	24	1	80 C ·	8	8	8
250	9	28	8	8	8	1	1	ı	8	8	8	8	ł	ł	I
350	10	S D	16	8	8	1	ł	1	10	24	26	8	ł	ı	1
350	50	8	8	8	8	1	1	1	8	8	8	8	ł	ł	+

TOTAL DEVICE DISSIPATION VERSUS PEAK COLLECTOR CURRENT AND RESONANT FREQUENCY FOR THE D60Ts TABLE A-7.

1

Ì

Para	meter				Total	Device D	issipatio	n, W			
Cir Config	cuit uration			Saturated				ñ	nsaturate	o.	
Tran Nu	sistor mber	60-1	60-2	60-3	60-4	60-5	60-1	60-2	60-3	60-4	60-5
Peak Ic, Amps	Resonant Frequency, fr, kHz										
40	10	13.2	12.8	12.6	12.8	13.2	27.6	27.2	27.6	26.4	28.0
40	20	13.6	13.6	13.6	13.6	14.2	26.4	26.4	25.6	25.6	28.0
40	40	21.4	20.6	20.6	21.4	21.4	24.4	23.3	23.7	23.7	24.8
60	10	22.4	22.4	20.4	22.0	23.6	52.0	52.0	49.2	51.2	52.0
60	20	25.6	25.2	24.2	25.6	26.8	48.0	46.8	43.2	47.6	48.0
60	40	31.8	30.7	30.3	32.6	31.8	37.9	37.1	36.4	40.2	38.6
100	10	62.4	58. i	57.6	60.0	62.4	121.0	116.0	112.0	116.0	112.0
100	0,	67.2	65.6	60.8	67.2	68.0	108.0	107.0	0.66	111.0	109.0
100	40	88.8	84.3	79.9	97.8	88.1	105.0	100.0	94.0	116.0	105.0
140	10	126.0	126.0	128.0	136.0	142.0	210.0	216.0	195.0	227.0	216.0
140	20	143.0	145.0	131.0	168.0	158.0	197.0	204.0	178.0	226.0	211.0

TABLE A-8. TOTAL DEVICE DISSIPATION VERSUS PEAK COLLECTOR CURRENT AND RESONANT FREQUENCY FOR THE D7STs

Ŋ

;

i

1

۴

\$

Para	meter			Tota	l Device D	issipatio	on, W	i	
Cir Config	cuit șuration		Satı	urated		•	Unsat	urated	
Tran Nu	ısistor m ber	12	15	36	37	12	15	36	37
Peak Ic, Amps	Resonant Frequency, fr, kHz								
100	10	40.2	47.2	38.8	41.6	43.2	48.4	43.2	50.0
100	20	57.6	56.8	56.4	59.2	58.4	61.6	56.8	59.2
100	40	65.6	72.8	69.6	80.0	64.8	80.4	74.4	87.2
150	10	56.6	61.6	53.2	60.8	64.0	79.2	64.8	79.2
150	20	83.2	83.2	80.0	99.2	83.2	90.4	82.4	92.0
150	40	142.0	171.0	160.0	187.0	130.0	173.0	171.0	194.0
250	10	147.0	206.0	136.0	158.0	160.0	180.0	164.0	204.0
250	20	214.0	258.0	211.0	240.0	232.0	234.0	222.0	259.0
250	40	443.0	426.0	419.0	477.0	426.0	410.0	410.0	458.0
350	10	322.0	366.0	328.0	414.0	388.0	486.0	420.0	526.0
350	20	435.0	480.0	464.0	531.0	461.0	501.0	490.0	560.0

TABLE A-9. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D60° NUMBER 60-1

			<u> </u>								_				-
		5	t ns	55	20	60	60	8	80	75	1 75	80	80	85	
		1	rd ns	55	55	55	55	55	50	60	55	55	60	60	
			tr ns	60	80	20	65	95	85	8	80	85	95	001	
	rated	10	td ns	55	55	55	55	60	55	55	60	55	65	60	
	Jnsatu		tr ns	75	8	85	85	120	110	105	105	110	120	120	
	1	5	td ns	65	60	60	65	70	65	65	65	70	75	70	
1			tr ns	001	130	105	110	150	150	140	130	140	160	150	
or 60-		5	td ns	65	65	65	60	75	75	70	60	65	80	75	
nsist			tr ns	50	65	55	50	80	70	70	75	75	80	80	
Tra		51	td ns	60	55	50	60	60	50	60	65	60	65	65	
		6	tr ns	55	80	65	60	6	80	80	80	80	95	8	
	ated	T	td ns	65	60	50	60	60	20	60	60	55	70	60	
	Satura		tr ns	80	95	80	8	110	100	110	100	100	125	120	
		5	td ns	65	70	55	75	70	55	70	70	65	80	70	
			tr ns	120	130	105	130	160	150	160	130	130	180	150	
		5	td ns	80	75	60	80	80	65	85	80	70	95	75	
	uít uration	ing Edge mplitude, ps	Resonant Frequency, fr, kHz	10	20	40	10	20	40	10	20	40	10	20	
	Circ Config	Lead Pulse An Am	Peak Ic, Amps	40	40	40	60	60	60	100	001	100	140	140	

TABLE A-10. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D60T NUMBER 60-2

r

t

ţ

And the second second

. . . .

ĥ

:

TABLE A-11. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D60T NUMBER 60-3

								Tran	Isiste	r 60-	~						
Clrc Conf1g	uit wration				Satura	ted						n	nsatul	rated			
Lead Pulse An	ling Edge mplitude, mps	2		S		10		15		2		ŝ		10		15	
Peak Ic, Amps	Resonant Frequency, fr, kHz	td ns	t 18	td ns	t ns	td ns	tr ns	t d ns	tr ns	tđ ns	tr ns	td ns	tr ns	td ns	tr ns	td ns	tr ns
40	10	75	85	55	65	60	55	50	50	75	95	60	65	60	60	50	50
40	20	80	110	60	80	65	65	55	60	80	105	65	8	65	70	60	60
40	40	75	001	60	75	60	60	55	50	70	8	60	75	60	65	50	60
60	10	75	95	60	75	60	65	55	50	75	100	65	75	70	60	55	55
60	20	80	135	70	95	65	80	60	70	80	130	70	100	65	80	60	70
60	40	70	130	65	95	60	75	60	65	70	130	60	001	60	80	55	75
100	10	75	110	65	85	60	75	55	65	75	120	65	95	60	75	55	65
100	20	60	110	60	8	60	75	55	65	70	110	65	8	60	8	60	70
100	40	65	115	60	85	60	75	60	65	60	115	65	8	65	75	3	70
140	10	75	130	70	100	60	80	60	70	8	130	65	105	60	85	60	75
140	20	65	125	60	100	65	8	55	70	70	130	65	8	65	8	60	75
	_							_									

TABLE A-12. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D60T NUMBER 60-4

÷

¢

. .

1.1

TABLE A-13. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D60T NUMBER 60-5

3,0

ł

•

TABLE A-14. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D7ST NUMBER 12

4

V

-

.

z

ł

1

-										_					
I			tr ns	60	55	60	60	65	60	60	65	75	70	75	
		ж	td ns	135	135	130	125	135	130	140	130	130	135	135	
	ated		tr ns	75	20	70	75	80	8	75	80	8	8	95	
	hsatur	15	td ns	120	130	120	130	130	130	135	135	130	135	130	
~			tr DS	115	120	110	120	135	130	115	130	150	155	140	
stor 12		S	td ns	180	180	180	180	180	180	165	180	160	170	150	
ransie		0	tr ns	60	60	55	60	65	60	60	60	65	65	70	
Ĥ		3(td ns	130	130	130	130	140	135	135	120	130	130	135	
	ated		tr ns	70	70	65	70	75	80	75	80	80	8	8	
	Sature	ï	td ns	130	125	120	130	125	125	130	130	125	130	130	
			tr ns	115	120	115	115	125	130	110	120	160	140	140	
		S	td ns	180	180	190	180	180	170	160	170	160	160	170	
	uít uration	g Edge aplitude, ss	Resonant Frequency, fr, kHz	10	20	40	01	20	40	10	20	40	10	20	
	Circ Config	Leadin Pulse An Ang	'eak Ic, Amps	100	001	100	150	150	150	250	250	250	350	350	

TABLE A-15. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D7ST NUMBER 15

Ļ

A REAL PROPERTY OF THE REAL PROPERTY OF THE

				— —	_									
		9	tr BB	55	55	3	3	65	3		99	65	75	75
		е 	td ns	125	120	125	125	130	125	130	130	125	130	130
	ated		tr ns	70	65	20	80	85	8	80	80	85	95	100
	msatur	15	td ns	140	150	155	145	150	140	140	140	140	145	160
	2		tr ns	125	115	120	140	140	140	135	130	150	160	150
stor 15		5	td ns	170	160	170	180	170	170	165	160	165	170	160
ransis		0	tr ns	55	55	50	60	60	60	60	55	60	70	65
T.		3(td ns	120	130	125	125	130	130	125	130	120	125	135
	ated		tr ns	65	70	70	75	80	80	80	80	80	8	8
	Satura	1	td ns	135	140	140	140	145	130	145	140	145	140	140
			tr ns	120	110	110	130	140	135	130	130	135	145	140
		2	td ns	170	150	160	170	170	170	180	150	150	165	160
	uit uration	g Edge mplitude, ss	Resonant Frequency, fr, kHz	10	20	40	10	20	40	10	20	40	10	20
	Circ Config	Leadin Pulse Am Amp	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350

TABLE A-16. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D7ST NUMBER 36

4

1.5.1

1

ŧ

4

e

ĥ

						Ţ	rans i (stor 30					
Circ Cunfig	uít uration			Satura	Ited				n .	hsatur	ated		
iceadin Pulse Am	g Edge mplitude, ss	5		15		Œ		5		15		Ř	
ak Ic, Maps	Resonant Frequency, fr, kHz	td ns	tr ns	td ns	tr ns	td ns	tr ns	td ns	tr ns	td ns	tr ns	td ns	tr De
00	10	165	120	140	70	110	60	160	130	140	75	110	60
00	20	160	130	140	02	110	55	160	130	140	75	120	55
8	.40	170	130	140	8	120	60	160	130	140	75	120	60
50	10	160	140	145	85	120	60	170	140	140	8	115	65
50	20	170	140	135	8	120	60	165	140	140	85	110	Ċġ
150	40	160	140	140	85	120	65	160	160	140	85	130	60
50	10	145	140	125	75	115	60	150	140	135	85	115	20
250	20	160	140	130	85	115	65	150	140	135	8	110	65
150	40	150	140	130	8	120	02	150	140	135	8	120	75
150	10	160	155	145	95	110	70	170	170	140	001	125	8
50	20	140	160	140	8	120	75	145	160	135	95	120	8

TABLE A-17. DELAY TIME AND RISE TIME VERSUS LEADING-EDGE PULSE AMPLITUDE FOR D7ST NUMBER 37

1

				_			_								
			58	2	80	65	65	20	20	65	20	20	8	85	85
-		Ř	5 G	•	120	120	120	130	125	130	130	120	115	125	125
	ated		tr	9	85	85	80	95	8	85	8	95	95	110	110
	hsatur	12	t q		140	130	140	150	140	145	140	135	125	135	140
			t t t t	9	140	160	150	165	180	160	160	160	170	200	180
tor 37		S	t q		190	200	200	8	200	190	180	160	170	175	175
ransis				0	60	60	60	65	65	85	70	70	70	80	75
Ţ		3(td	0	130	115	125	125	120	130	120	110	110	125	115
	Ited		tr Je		80	80	80	85	8	80	85	95	95	100	100
	Sature	51	td		135	140	145	150	145	140	135	135	130	135	130
			tr De	0	140	140	130	160	160	140	160	150	160	190	170
		S	tđ		200	180	200	190	200	180	180	170	160	180	180
	uit uration	g Edge plitude, s	Resonant Frequency, fr kw,		10	20	40	10	20	40	10	20	40	10	20
	Circ Confign	Leadin Pulse Am Amp	Peak Ic, Amne		100	100	100	150	150	150	250	250	250	350	350

134

1

. .

TABLE A-18. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO FOR D60T NUMBER 60-1

÷,

۱

4

0.65 0.36 0.68 0.64 0.65 1.04 0.5 0.8 ž ta 1.4 1 1 * 160 170 240 180 160 210 19 120 220 ts 18 t ŧ Unsaturated 0.48 0.36 0.46 0.62 1.43 0.87 0.88 0.87 0.6 ts E 0.7 1.4 *9 160 160 210 210 160 180 19 160 200 180 120 11 C 0.48 0.78 0.43 0.44 0.62 0.95 0.86 0.77 0.6 1.6 ts ts 1.2 Transistor 60-1 ¥¥ 220 160 190 200 160 160 tf ns I 1 1 I 1 1.0 1.2 1.2 1.2 1.2 1.1 1.8 1.6 1.8 t8 18 ł I *: 380 320 230 420 320 190 380 260 110 tf ns ŧ ł 2.0 1.4 1.6 1.5 1.6 1.5 1.5 2.2 2.4 2.3 2.1 ts US Saturated ₩8 400 380 280 420 380 200 360 260 160 220 120 t f ns 2.25 1.8 2.2 2.2 2.4 2.8 2.6 2.8 3.1 2.9 3.0 ts us ** 260 380 400 400 200 t f ns 400 ł ł I t ł Resonant Frequency fr, kHz 10 20 **6** 10 20 40 10 20 40 10 20 Configuration **Turns Ratio** Circuit Peak Ic, Amps 40 40 100 100 100 140 140 40 60 60 60

12:1 7:1 12:1 7:1 C 8:1 8:1 5:1 5:1 æ 3:1 4:1 4:1 3:1 4 Peak Ic 100 140 60 \$

 TABLE A-19. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO

 FOR D60T NUMBER 60-2

	_	<i>.</i>					_		-			_				
		•	ts rs	0.36	0.45	0.62	0.54	0.72	0.75	0.59	0.94	1.3	١	I		
		Ú	ts ns	240	160	140	220	200	150	170	180	160	ł	ł		
	Irated		ts vs	0.38	0.45	0.64	0.42	0.59	0.78	0.52	0.8	1.25	0.74	1.3		
	Unsatı	Â	tf ns	220	200	150	180	200	150	160	170	180	170	100		
-2		*	ts ts	0.42	0.42	0.72	0.42	0.57	0.86	0.59	0.82	1.35	0.69	1.1		
itor 60		A	tf ns	220	180	160	180	180	150	1	1	1	l	1		
Transis		*	ts µs	6.0	1.0	1.2	0.95	1.0	1.05	1.6	1.6	1.55	1	١		
			t f ns	350	400	300	360	340	200	360	280	160	I	1		
	rated	₿≉	rated *	1 8 1 8 1	1.15	1.4	1.48	1.3	1.4	1.35	1.75	1.95	1.85	1.9	1.9	
	Satul		tf ns	340	320	280	360	440	230	360	250	160	330	120		
			t 8 18	1.6	1.85	2.0	1.7	2.0	2.1	2.0	2.4	2.5	2.25	2.5		
		V	tf ns	400	340	280	380	310	220	ŀ	ŧ	I	•	1		
_	uít Iration	Ratio	Resonant Frequency fr, kHz	10	20	70	40 20 20 20 20 20 20 20 20 20 20 20 20 20									
	Circ Configu	Turns	Peak Ic, Amps	40	40	40	60	60	60	100	100	100	140	140		

J	12:1	12:1	7:1	7:1
50	8:1	8:1	5:1	5:1
A	4:1	4:1	3:1	3:1
Peak Ic	40	60	100	140

7

4

Ł

TABLE A-20. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO FOR D60T NUMBER 60-3

₹

A

L'AL BE

-

A CONTRACTOR

1

İ

.

\$

ţ

¢,

7

0.38 0.62 0.93 0.84 9.68 0.92 0.82 1.12 1.65 т. 18 18 I I ***** 160 200 240 150 200 **1** 8 120 170 200 ts ns I ł Unsaturated 0.42 0.58 0.86 0.52 0.82 1.02 0.74 1.01 1.6 1.0 1.5 ts µs * 160 160 150 170 200 160 190 120 180 80 200 tf ns 1.35 0.48 0.62 0.52 0.78 1.12 1.06 0.92 1.0 0.8 1.8 **ts** 15 • Transistor 60-3 ¥¥ 200 160 180 160 200 170 t f ns I 1 t 1 I 1.35 1.45 1.35 1.25 1.9 1.3 1.9 ts µs 1.2 2.1 1 ŧ * 0 360 330 250 360 300 200 360 250 80 t f ns ł I 1.5 2.2 2.2 2.5 2.5 ts 18 1.8 1.6 1.7 1.6 2.4 Saturated 1.7 ₩8 340 280 320 220 360 250 80 320 370 370 t f ns I 2.65 2.35 2.9 1.9 2.5 3.0 2.8 2.2 2.4 2.6 3.0 ts µs *Ψ 350 280 360 330 200 380 tf ns I I 1 I I Resonant Frequency fr, kHz 2 10.40 2 20 40 10 20 40 20 20 Configuration **Turns Ratio** Circuit Peak Ic, Amps 100 100 100 140 140 40 40 40 60 60 60

ပ	12:1	12:1	7:1	7:1
R	8:1	8:1	5:1	5:1
V	4:1	4:1	3:1	3:1
Peak Ic	40	60	100	140

*

TABLE A-21. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO FOR D60T NUMBER 60-4

.

١

į

					_			_				_			_
			, tr 1	a L	0.46	0.74	0.92	0.75	0.97	1.0	0.98	1.3	1.75	ŀ	1
		Ü	ts		200	220	160	240	240	130	260	140	100	ł	1
	rated		5 8	2	0.5	0.75	0.96	0.68	0.98	1.14	0.92	1.2	1.7	1.25	1.7
	Unsatu	â	t f	311	180	220	160	210	260	140	240	120	120	210	1
4			: 11 : 11	81	0.48	0.82	1.12	0.68	0.96	.24	0.92	1.2	1.95	1.06	1.6
or 60-		Ä	t f	ß	190	230	160	230	260	150	1	1	I	ł	I
ransist			t. S	81	1.2	1.3	1.4	1.3	1.3	1.25	2.3	2.4	2.7	t	1
L		c	tf	su	400	380	240	400	360	160	460	2:00	120	1	1
	ated	Saturated B*	ts	sц	1.5	2.1	2.1	2.0	2.1	2.1	2.7	2.9	2.9	3.1	3 . 5
	Satur		tf	su	450	430	260	460	420	160	480	170	1	320	1
			ts	51	2.3	2.6	2.9	2.5	2.9	3.0	3.0	3.6	3.8	3.4	3.8
		۶¥.	tf	su	520	500	250	520	410	160	1	1	I	I	1
	uit ration	Ratio	Resonant Frequency	tr, kHz	10	20	40	10	20	40	10	20	40	10	20
	Circi Configu	Turns	Peak Ic,	Amps	40	40	40	60	60	60	100	100	100	140	140

v	12:1	12:1	7:1	7:1
B	8:1	8:1	5:1	5:1
V	4:1	4:1	3:1	3:1
Peak Ic	40	60	100	140

*

A

١

ź

TABLE A-22. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO FOR D60T NUMBER 60-5

ţ

ş

۲

4

0.36 0.47 0.66 0.54 0.73 0.77 0.62 0.95 1.25 ł *****0 170 240 130 200 200 140 180 150 <u>1</u> te 18 I Unsaturated 0.46 0.44 0.63 0.58 0.77 0.8 5 te 0.8 1.3 0.4 0.7 1.3 ň 170 140 200 180 150 160 160 180 200 230 130 tf ne 0.42 0.62 0.88 0.58 0.82 1.38 1.12 0.77 0.5 5 to 0.7 0.4 Transistor 60-5 ¥¥ 160 150 200 160 160 230 tf D8 ł t ł 1 1 0.95 1.45 **т**в µ8 0.8 0.9 1.0 1.4 1.1 1.0 1.4 t ł * 300 230 340 280 1.0 380 240 170 330 tf ns ł I 1.25 1.15 1.75 1.75 Saturated t 8 18 1.4 1.3 1.3 1.6 1.7 1.8 1.1 *0 380 360 360 260 370 330 220 250 150 360 120 tf ns 2.35 1.75 1.85 1.95 2.05 1.9 1.6 1.9 2.2 2.2 1.4 ts v ¥¥ 360 400 280 360 210 t f ns 380 I 1 1 I I. Resonant Prequency fr, kHz 10 40 10 20 40 2 20 40 10 20 20 Configuration **Turns Ratio** Circuit Peak Ic, Amps. 60 60 100 100 40 40 40 60 100 140 140

ပ	12:1	12:1	7:1	7:1
-	8:1	8:1	5:1	5:1
V	4:1	4:1	3:1	3:1
Peak Ic	40	60	100	140
TABLE A-23. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO FOR D7ST NUMBER 12

تتنابه تشاء

2.9 4.9 1.8 2.1 2.0 2.4 3.1 2.5 3.7 4.1 3.6 ts Ys ***** 230 200 320 230 230 250 350 150 370 180 280 ts ns Unsaturated 2.8 4.8 4.9 3.5 2.2 4.0 3.4 1.7 1.5 2.1 3.1 ts VS B# 240 240 220 250 250 280 230 360 350 t f ng 1 I 4.0 4.8 4.9 2.8 5.3 1.6 4.2 2.6 1.6 5.6 6.7 ts ts ¥¥ Transistor 12 340 230 370 230 220 330 260 tf ns I 1 I ŧ 2.9 3.3 2.7 3.0 3.3 4.5 4.5 4.4 5.3 6.5 3.1 t8 18 * 5 230 240 340 300 200 450 330 150 370 240 500 tf ns 3.9 5.9 4.6 4.3 4.2 4.3 4.1 5.5 5.4 6.1 6.7 ts vs Saturated *8 270 380 210 550 800 280 320 370 tf ns 650 I t 8.5 8.0 8.6 7.8 7.0 7.5 7.4 6.0 8.7 7.8 6.1 ts vs ¥¥ t f ns 300 400 260 500 ł ŧ ł I ŧ ł 1 Frequency fr, kHz Resonant 40 10 40 40 10 20 20 10 20 10 20 Configuration **Turns Ratio** Circuit Peak Ic, Amps 100 100 150 150 150 250 250 250 350 350 100

Peak Ic	V	Ŕ	C
100	4:1	8:1	12:1
150	4:1	8:1	12:1
250	3:1	5:1	7:1
350	3:1	5:1	7:1

4

140

۴.

٠

۲

1

†

 TABLE A-24.
 FALL TIME AND STORAGE TIME VERGUS TURNS-RATIO

 FOR D7ST NUMBER 15

-

						_								
			ts tra	1.9	2.3	2.8	2.3	2.7	3.0	2.7	3.4	3.9	3.5	4.4
		ΰ	ts ns	250	210	200	250	210	210	250	310	240	300	I
	rated		ts Fr	1.8	2.3	3.1	2.3	2.8	3.4	2.4	3.5	4.3	3.2	4.7
	Unsatu	Ä	tf ns	220	220	200	230	220	230	220	360	1	330	1
			ts uš	2.1	3.0	3.9	2.0	3.2	4.2	2.3	3.9	5.2	2.9	5.0
tor 15		A ⁴	tf ns	220	300	220	230	270	1	230	400	ł	320	L
Transis			ts µs	2.4	2.5	3.2	2.5	2.7	3.2	3.6	3.9	3.9	4.1	4.5
		Ð	tf ns	350	250	210	330	220	220	280	280	240	320	I
:	ated		ts µs	3.3	3.3	3.6	3.3	3.5	3.7	4.2	4.5	4.4	4.6	4.9
	Satur	B	tf ns	460	320	210	450	260	230	320	250	ı	380	1
			ts µs	4.5	4.6	4.6	4.8	4.8	4.7	5.2	5.7	5.4	5.5	5.9
		۸ ⁴	tf ns	550	310	220	450	270	1	1	1	1	· ı	1
	uit ration	Ratio	Resonant Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10	20
	Circı Configu	Turns	Peak Ic. Amps	100	100	100	150	150	150	250	250	250	350	350

IJ	12:1	12:1	7:1	1:1
¢ A	8:1	8:1	5:1	5:1
V	4 1	4:1	3:1	3:1
Peak Ic	100	150	250	350

ORAGE TIME VERSUS TURNS-1	NUMBER 36
FALL TIME AND STO	FOR D7ST N
TABLE A-25.	

							Transis	tor 36					
Circ Confign	cuit uration			Satur	ated					Unsatu	Irated		
Turns	Ratio	Å.		â	*	Ċ		A'		ñ		Ü	
Peak Ic, Amps	Resonant Frequency fr, kHz	tf ns	ts vs	tf ns	ts µs	tf ns	LS LS	tf ns	ts us	tf ns	r s s	ts DS	ts vs
100	10	500	7.3	600	5.4	650	4.4	300	1.9	260	1.7	270	1.7
100	20	280	7.4	360	5.6	400	4.8	400	4.4	380	3.6	360	3,3
100	40	I	6.0	220	4.4	220	3.7	240	4.9	230	3.6	230	3.1
150	10	440	6.8	500	5.0	500	3.7	260	1.9	290	1.9	280	1.8
150	20	ı	7.2	310	5.2	280	4.2	320	4.7	270	3.5	250	2.7
150	40	1	6.1	300	4.1	270	3.5	1	5.1	280	3.7	260	3.2
250	10	1	7.1	250	5.9	360	4.8	250	2.3	230	2.4	230	2.4
250	20	1	6.9	ı	6.2	300	5.0	I	5.4	500	4.0	400	3.5
250	40	1	7.8	ı	5.6	ı	4.6	1	6.5	ı	4.7	I	4.3
350	. 10	1	7.0	400	6.0	330	5.2	300	2.9	300	2.9	340	3.2
350	20	1	8.2	1	9.9	1	5.8	I	5.3	1	4.6	180	4.6
			_										

eak Ic	<	e2	ບ
8	4:1	8:1	12:1
50	4:1	8:1	12:1
20	3:1	5:1	7:1
50	3:1	5:1	7:1

 TABLE A-26. FALL TIME AND STORAGE TIME VERSUS TURNS-RATIO

 FOR D7ST NUMBER 37

1

h

l

1

1.1 1 541

しましたのまたがあるまま またいちゃ いろい

1

7

-	فليتك فيستجهز	_	_	_	_		-			_			_	
		*	t s s	1.7	3.1	3.0	1.8	2.6	3.1	2.3	3.4	4.3	3.3	5.0
		Ú	ts Ds	260	0,2	210	270	220	240	210	360	I	360	280
	irated		ts us	1.7	3.3	3.4	1.8	3.2	3.6	2.3	3.6	4.9	2.9	5.4
	Unsatu	Ä	tf ns	280	330	220	270	250	280	220	420	1	300	1
			ts us	2.2	4.4	4.9	1.7	4.3	4.8	2.2	4.7	6.7	3.0	5.5
or 37		Å.	t f ns	300	380	230	250	340	•	220	1	ı	300	1
ransist			ts us	4.2	4.5	3.5	3.5	4.1	3.5	4.7	5.0	4.5	5.0	6.4
Т		Ũ	tf ns	620	370	220	500	300	220	300	350	1	350	230
	ated		ts us	5.1	5.3	4.2	4.8	5.0	4.1	5.7	6.0	5.4	5.6	6.3
	Satur	B	tf ns	600	360	220	500	300	280	300	1	I	330	1
			ts µs	6.7	7.0	5.8	6.5	6.8	6.1	6.8	7.3	7.4	6.6	7.2
		٩	tf ns	500	320	I	450	ı	1	1	ı	1	•	1
	uit ıration	Ratio	Resonant Frequency fr, kHz	10	20	40	10	20	40	10	20	40	10	20
	Circ Configu	Turns	Peak Ic, Amps	100	100	100	150	150	150	250	250	250	350	350

100 4:1 8:1 12:1 150 4:1 8:1 12:1 250 3:1 5:1 7:1 350 3:1 5:1 7:1	Peak Ic	A	B	U
150 4:1 8:1 12:1 250 3:1 5:1 7:1 350 3:1 5:1 7:1	100	4:1	8:1	12:1
250 3:1 5:1 7:1 350 3:1 5:1 7:1	150	4:1	8:1	12:1
350 3:1 5:1 7:1	250	3:1	5:1	7:1
	350	3:1	5:1	7:1