## General Disclaimer One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

Produced by the NASA Center for Aerospace Information (CASI)

# (NASA-CR-169663) TEE VLSI DESIGN OF A <br> The VLSI Design of a Single Chip Reed-Solomon Encoder 

T.K. Truong<br>L.J. Deutsch

Jet Propulsion Laboratory
I.S. Reed

University of Southern California


## nhs

National Aeronautics and
Space Adminisiration
Jet Fropulsion Laboratory
Califorı ia Institute of Technology
Pesadena, California

# The VLSI Design of a Single Chip Reed-Solomon Encoder 

T.K. Truong<br>L.J. Deutsch<br>Jet Propulsion Laboratory

## I.S. P.eed

University of Southern California
$/$

November 15, 1982

## MNSA

National Aeronautics and
Space Administration
Jet Propulsion Laboratory
California Institute of Technology
Pasadena, California

The research described in this publication was carried out by the Jet Propulsion Laboratory, California Institute of Technology, under contract with the National Aeronautics and Space Administration.

## ACNOWLEDGMENTS


#### Abstract

The authors wish to acknowledge I. S. Hsu, K. Wang, and C. S. Yeh of the Oniversity of Southern California VLSI laboratory for their support in design work and in preparation of this manuscript. We also wish to acknowledge J. W. Heller of JPL for his guidance and advice during the course of this effort and M. Perlman who brought the Berlekamp algorithin to our attention and worked with Berlekamp to produce the prototype discrete IC decoder upon which this chip is modeled.


## ABSTRACT

This document presents a design for a single chip implementation of a Reed-solomon encoder. The code used is the NASA and ESA (Europan Space Agency) standard (255, 223) code. The architecture that leads to this single VLSI chip design makes use of a bit-serial finite field multiplication algorithm due to E. R. Berlekamp.

## CONTETS

I．Introduction ..... 1
II．A Review of Reed－Solomon Codes ..... 2
III．Berlekamp＇s Multiplication Algorithm ..... 7
IV．An Example of the Berlekamp Multiplication Algorithm ..... 10
V．A VLSI Architecture for a $(255,223)$ Single Chip RS Encoder ..... 16
VI．Conclusions ..... 28
References ..... 30
APPENDICES
A．Table of Elements of GF（28） ..... 32
B．The Binary Mapping Matrix for the $(255,223)$ RS Encoder ..... 39
C．VLSI Layout for the $(255,223)$ RS Encoder ..... 40
TABLES
1．Representations of the elements of $\mathrm{GF}\left(2^{4}\right)$ as generated by $a^{4}=a+1$ ..... 11
2．The code generator polynomial for the $(255,223)$
RS code ..... 17
3．Modirications to the encoder circuit needed to change a code parameter ..... 27
A1．Representative of the elements of $\operatorname{GF}\left(2^{8}\right)$ ..... 32

## CONTENTS (continued)

FIGURES

1. Block diagram of an encoder for a t-error correctingRS code6
2. Inputs and output for the RS encoder chip ..... 20
3. Logic diagram of a $1-b 1 t$ dynamic shift register with reset ..... 20
4. Timing diagrams of DIN, LM, CLK, 1, 2, START, and DOUT ..... 21
5. Block diagram of the $(255,223)$ RS encoder ..... 22
6. The $R$ register ..... 24
7. The control unit ..... 25
8. A logic diagram of the circuit for generating the control signals START and SL ..... 26
C1. Total layout of the $(255,223)$ RS-encoder chip ..... 41
C2. Polysilicon layout of the $(255,223)$ RS-encoder chip ..... 43
C3. Metal layout of the $(255,223)$ RS-encoder chip ..... 44
C4. Diffusion layout of the $(255,223)$ RS-encoder chip ..... 45
C5. Contact layout of the $(255,223)$ RS-encoder chip ..... 46

## I. INTRODUCTION

A concatenated coding system consisting of a convolutional inner code and a Reed-Solomon outer code has been adopted as a guideline for future space missions by both the European Space Agency (ESA) and NASA [1]. The convolutional inner code is the same (7, 1/2) code used by the Voyager project. The outer Reed-Solomon code is a (255, 223) block code on 8-bit symbols and it, is capable of correcting up to 16 symbol errors. The performance of such schemes is investigated in [2] where it is shown that this concatenated channel provides a coding gain of almost 2 dB over the convolutional-only channel at a decoded bit error rate of $10^{-5}$. Hardware simulations of the concatenated channel were reported in [3]. One of the benefits of concatenated coding, and one of the main motivations for its acceptance as a standard system, is that it provides for a nearly error free communications link at fairly low power levels. This means that source data compression techniques ${ }^{[4]}$ can be used to help increase channel throughput without a substantial change in overall error rate.

It is the purpose of this report to present a design for a single chip encoder for the outer Reed-Solomon code. This encoder would represent a considerable space, weight, and power savings over the smallest encoder (about 30 chips) currently available.

A Reed-Solomon encoder is basically a circuit that performs polynomial division in a finite field. Such circuits are well known [5] and their implementation is straightforward. The major problem in designing a small
encoder is the large quantity of hardware that is necessary to perform the finite field multiplications. A conventional encoder as desoribed in [5] for the ( 255,223 ) code requires 32 finite field multipliers. These multiplisis are usually implemented as either full parallel multipliers or table look-up multipliers. The use of either of these multiplication algorithms would prohibit the implementation of the encoder on a aingle medium density VLSI chip.

Fortunately, E. R. Berlekamp has developed a serial algorithm for this finite field multiplication [6]. This multiplication algorithm has enabled the design of a workable VLSI architecture consistin; or only about 3,000 transistors.

Section II of this report contains a brief overview of Reed-Solomon coding and some important concepts of finite field arithmetic. Berlekamp's multiplication algorithm is described in section III and an example is : orked In section IV. The architecture for the (255, 223) Reed-Solomon encoder is developed in section $V$ with the actual layout shown in appendix $C$.

## II. A REVIEN OF REED-SOLOMON CODES

It is assumed in this section and in section III that the reader is familiar with the basics of finite field theory. The necessary material may be found in [7].

Let $G F\left(2^{m}\right)$ be the finite field with $2^{m}$ elements. A Reed-Solomon (RS) codeword is a sequence of elements (called RS symbols) in GF(2m). This sequence can be considered to be the coefficients of polynomial. Hence, an RS codeword may be represented as

$$
\begin{equation*}
(x)=\sum_{i=0}^{n-1} c_{i} x^{i} \tag{1}
\end{equation*}
$$

where $c_{i} \in \operatorname{GF}\left(2^{m}\right)$, and $x$ is an indeterminant.

The parameters of an RS code are summarized as follows:
m = number of bits per symbol
$n=2^{m}-1=$ the length of a codeword in symbols
$t$ = maximum number of error symbols that can be corrected
$d=2 t+1=$ design distance
$2 t=$ number of check symbols
$k=n-2 t=$ number of information symbols

In the NASA-ESA Standard RS code, $m=8, n=255, t=16, d=33,2 t=32$, and $k=223$. This code is ktaven gs a $(255,223)$ RS code.

The generator polyncmial of an RS code is defined by

$$
\begin{equation*}
g(x)=\sum_{j=b}^{b+2 t-1}\left(x-\gamma^{j}\right)=\sum_{1=0}^{2 t} g_{1} x^{1} \tag{2}
\end{equation*}
$$

where $b$ is a nonnegative integer, usually chosen $+\rightarrow$ be 1 , and $\gamma$ is a primitive element in $\operatorname{GF}\left(2^{m}\right)$. In order to reduce the complexity of the encoder it is desirable to make the coefficients of $g(x)$ symmetric so that $g(x)=$ $x^{-d-1} g(1 / x)$. To accomplish this $b$ must be chosen to satisfy $2 b+d-2=2^{m}-1$. Thus for the standard RS code, $b=112$.

Let $I(x)=c_{2 t} x^{2 t}+c_{2 t+1} x^{2 t+1}+\ldots+c_{n-1} x^{n-1}$ and $P(x)=c_{0}+c_{1} x+\ldots+c_{2 t-1} x^{2 t-1}$ be the information polynomial and the cieck polynomial, respectively. Then the encoded RS code polynomial is represented by

$$
\begin{equation*}
C(x)=I(x)+P(x) . \tag{3}
\end{equation*}
$$

To be an RS codeword, $\mathrm{C}(\mathrm{x})$ must be also a multiple of $\mathrm{g}(\mathrm{x})$. That is,

$$
\begin{equation*}
C(x)=q(x) g(x) . \tag{4}
\end{equation*}
$$

An RS encoder must find $P(x)$ in eq. (3) such that sq. (4) is true. It does this by dividing $I(x)$ by $g(x)$. The division algorithm yields

$$
\begin{equation*}
I(x)=q(x) g(x)+r(x) \tag{5}
\end{equation*}
$$

where $r(x)$ is remainder polynosial of degree less than 32 . If $r(x)=-P(x)$, then by eq. (5)

$$
\begin{equation*}
q(x) g(x)=I(x)-r(x)=I(x)+P(x)=C(x) \tag{6}
\end{equation*}
$$

Since the field $O P\left(2^{m}\right)$ has characteristic two, $-P(x)=P(x)$ so that $r(x)=$ $P(x)$ and the operation ef encoding is seen to consiat of determining the remánder polynomial $r(x)=P(x)$.

Figure 1 shows the atructure of a t-error correcting RS encoder over GF(2min . In Fig. $1, R_{1}(0 \leq i \leq 2 t-1)$ and $Q$ are m-bit shift registers. Initially all these registers are set to zero, and both switohes (controlled by the signal SL) are set to position $A$.

The information symbols $c_{n-1, \ldots,} c_{2 t}$ are fed into the division circuit of the encoder and are also transmitted out of the encoder one-by-one. The quotient coefficients are generated and loaded into the $Q$ register sequential1y. The remainder coefficients are computed successively. Iwmediately after $c_{2 t}$ is fed to the cirouit, both switches are set to position $B$. At the very same moment $c_{2 t-1}$ is computed and transmitted. Simultaneously, $c_{1}$ is being computed and loaded into register $R_{1}$ for each 1 . Next $c_{2 t-2, \ldots, c_{0} \text { are }}$ transmitted out of the encoder one-by-one. The values of $c_{2 t-2, \ldots,}, \ldots$ remain unchanged because the contents of $Q$ are set to zero when the upper ewitch is at position B.
ORIGINAL PAGE IS
OF POOR QUALTTY

Figure 1. Block diagram of an encoder for a t-error correcting RS code

As remarked in the introduciion, the complexity of an RS encoder desigr. results from the need to compute the products $2 g_{1}(0 \leq 1 \leq 2 t-2)$. These 2ompitations can be performed in aeveral ways. The Berlekamp algorithm for a bit-serial muitiplier has the features needed to create a good pipeline architecture for VLSI implementation. In this report, Berlekamp's method is applied to the design of a $(255,223)$ RS-encoder, which can be inplemelited on a single VLSI chip.

## III. BERLEKAMP'S MULTIPLICATION ALGORITHM

In order to understand Berlekamp's multiplication algorithm, some mathematical preliminaries are needed. Toward this end, the mathematical concepts of the "trace" and a "complementary (or dual) basis" are introduced. For more details and proofs see [8] and [9].

Definition 1: The "trane" of an element $\beta$ belonging to $G F\left(p^{\text {m }}\right)$, the Galois field of $p^{m}$ elements, is defined as follows:

$$
\operatorname{Tr}(\beta)=\sum_{k=0}^{m=1} \beta^{p^{k}}
$$

In particular, for $p=2$,

$$
\operatorname{Tr}(\beta)=\sum_{k=0}^{m-1} \beta^{2^{k}}
$$

The trace has the following properties, which will not be proven here:
(1) $[\operatorname{Tr}(\beta)] P=\beta+\beta^{P}+\ldots+\beta^{p^{m-1}}=\operatorname{Tr}(\beta)$, where $\beta \in \operatorname{GF}\left(p^{m}\right)$. This implies that $\operatorname{ir}(\beta) \in G F(p)$, i.e., the trace is in the ground field GF(p).
(2) $\operatorname{Tr}(\beta+r)=\operatorname{Tr}(\beta)+\operatorname{Tr}(r)$, where $3, r \in \operatorname{GF}(\mathrm{pm})$
(3) $\operatorname{Tr}(c \beta)=\operatorname{cTr}(\beta)$, where $c \in \operatorname{GF}(p)$.
(4) $\operatorname{Tr}(1) \equiv \mathrm{m}(\bmod \mathrm{p})$.

Definition_2: A "basis" $\left\{\mu_{j}\right\}$ in $G F\left(g^{m}\right)$ is a set of $m$ inearly independent elements in GF( $p^{11}$ ).

Definition 3: Two bases $\left\{\mu_{j}\right\}$ and $\left\{\lambda_{k}\right\}$ are said to be "complementary" or the "dual" of one another if

$$
\operatorname{Tr}\left(\mu_{j} \lambda_{k}\right)=\left\{\begin{array}{l}
1, \text { if } j=k \\
0, \text { if } j \neq k
\end{array}\right.
$$

For convenience, the basis $\left\{\mu_{j}\right\}$ is sometimes called the original basis, and the basis $\left\{\lambda_{\mathbf{k}}\right\}$ is called its dual basis, even though the concept of duality is symmetric.

Lemma: If a is a root of an irreducible polynomiai (i.e., one that cannot be factored) of degree $\min \operatorname{GF}\left(p^{m}\right)$, then $\left\{1, a, a^{2}, \ldots, k\right\}$, is a basis of $G F\left(p^{m}\right)$. The set $\left\{a^{k}\right\}(0 \leq k \leq m-1)$ is called a natural basis of $G F\left(p^{m}\right)$.

Theoren_l: Every basis has a unique dual basis.

The following corollaries are central to the workings of the Berlekanp algorithm. Their proofs follow inmediately from the above lemas and theorems.

Corollary 1: Let $\left\{\mu_{j}\right\}$ be a basis of $G F\left(p^{m}\right)$ and let $\left\{\lambda_{\mathbf{k}}\right\}$ be its dual basis. Then a field element $z$ can be expressed in the dual basis $\left\{\lambda_{k}\right\}$ by the expansion

$$
z=\sum_{k=0}^{m-1} z_{k} \lambda_{k}
$$

where $z_{k}=\operatorname{Tr}\left(z_{k}\right)$.

Corollary 2: Let $\left\{\mu_{j}\right\}$ be a basis of $G F\left(p^{m}\right)$ and let $\left\{\lambda_{k}\right\}$ be its dual basis. The product $w=z y$ of two field elements in $G F\left(p^{m}\right)$ can be expressed in the dual basis by the expansion

$$
w=\sum_{k=0}^{m-i} \operatorname{Tr}\left(z y \mu_{k}\right) \lambda_{k}
$$

These two corollaries provide a theoretical basis for the new RSencoder algorithm. In the following section, a detailed example is developed to illustrate how Berlekamp's new bit-serial multiplication aigorithin can be used to realize an RS-encoder rtructure as presented in Fig. 1.

## IV. AN EXAMPLE OF THE BERLEXAMP MULTIPLICATION ALGORITHM

This section includes a summary of the exhibition of Berlekamp's algorithm given in reference [9]. An even simpler example is worked here.

Consider a (15, 11) RS code over GF( $2^{4}$ ). For this code; $m=4, n=15, t=2$, $d=2 t+1=5$, and the number of information symbols is $n-2 t=11$. Let a be a root of the primitive irreducible polynomial $f(x)=x^{4}+x+1$ over $\operatorname{GF}(2)$. Then $a$ satisfies the equation $a^{15}=1$. An element $z$ in $G F\left(2^{4}\right)$ is representable by 0 or $a^{j}$ for some $j, 0 \leq j \leq 14$. $z$ can also be represented by a polynomial in a over GF(2). This is the representation of $G F\left(2^{4}\right)$ in the conventional basis $\left\{1, a, a^{2}, a^{3}\right\}$. That is, $z=u_{0}+u_{1} a+u_{2} a^{2}+u_{3} a^{3}$, where $u_{k} \in G F(2)$ (1.e. $\mathbf{u}_{\mathrm{k}}=0$ or 1) for $0 \leq \mathbf{k} \leq 3$.

In Table 1, the first column contains the logarithn in base a of an element in GF(24). The logarithm of the zero element is underinable and is denoted by an asterisk. Column 2 shows the 4-tuples of the coefficients of the elements expressed as polynomials in a.

The trace of: an element $z$ in $\operatorname{GF}\left(2^{4}\right)$ is found by Def. 1 and the linear property of the trace to be

$$
\operatorname{Tr}(z)=u_{0} \operatorname{Tr}(1)+u_{1} \operatorname{Tr}(a)+u_{2} \operatorname{Tr}\left(a^{2}\right)+u_{3} \operatorname{Tr}\left(a^{3}\right)
$$

Now $\operatorname{Tr}(1) \equiv 4(\bmod 2)=0, \operatorname{Tr}(a)=\operatorname{Tr}\left(a^{2}\right)=a+a^{2}+a^{4}+a^{8}=0$ and $\operatorname{Tr}\left(a^{3}\right)=$ $a^{3}+a^{6}+a^{9}+a^{12}=1$. This means that $\operatorname{Tr}(z)=u_{3}$. The trace of the element $a^{j}$ in $\operatorname{GF}\left(2^{4}\right)$ is displayed in column 3 of Tabie 1.

Table 1. Representations of the elements of $G F\left(2^{4}\right)$ as generated by $a^{4}=a+1$.

| J | $a^{\text {j }}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: |
|  | in conventional basis | $T R\left(a^{j}\right)$ | In the dual besis |
|  | $a^{3} a^{2} a^{1} a^{0}$ |  | $z_{0} z_{1}{ }^{\prime 2} 2^{2} 3$ |
| - | 0000 | 0 | 0000 |
| 0 | 0001 | 0 | $0001=\lambda_{3}$ |
| 1 | 0010 | 0 | $0010=\lambda_{2}$ |
| 2 | 0100 | 0 | $0100=\lambda_{1}$ |
| 3 | 1000 | 1 | 1001 |
| 4 | 0011 | 0 | 0011 |

Table 1. Representations of the elements of $\mathbf{G F}\left(2^{4}\right)$ as generated by $a^{4}=a+1$. (Continued)

| $a^{j}$ |  |  | $a^{j}$ |
| :---: | :---: | :---: | :---: |
| j | in conventional basis | $\operatorname{TR}\left(a^{j}\right)$ | in the dual basis |
|  | $a^{3} a^{2} a^{1} a^{0}$ |  | $z_{0} z_{1} z_{2} z_{3}$ |
| 5 | 0110 | 0 | 0110 |
| 6 | 1100 | 1 | 1101 |
| 7 | 1011 | 1 | 1010 |
| 8 | 0101 | 0 | 0101 |
| 9 | 1010 | 1 | 1011 |
| 10 | 0111 | 0 | 0111 |
| 11 | 1110 | 1 | 1111 |
| 12 | 1111 | 1 | 1110 |
| 13 | 1101 | 1 | 1100 |
| 14 | 1001 | 1 | $1000=\lambda_{0}$ |

By Def. 2 any set of four linearly independent elements can be used as a basis for the field GF(24). To find the dual basis of the basis $\left\{1, a, a^{2}\right.$, $\alpha^{3}$ \} in $G F\left(2^{4}\right)$, let a field element $z$ be expressed in the dual basis $\left\{\lambda_{0}, \lambda_{1}, \lambda_{2}, \lambda_{3}\right\}$. From Corollary 1 the coefficients of $z$ are $z_{k}=\operatorname{Tr}\left(z a^{k}\right)(0$ $\leq k \leq 3)$. Thus $z_{0}=\operatorname{Tr}(z), z_{1}=\operatorname{Tr}(z a), z_{2}=\operatorname{Tr}\left(z^{2}\right)$ and $z_{3}=\operatorname{Tr}\left(z_{a}{ }^{3}\right)$. Let $z$ $=a^{1}$ for some $0 \leq i \leq 14$. A coefficient $z_{k}$, relative to the dual basis ( $0 \leq k$ $\leq 3$ ), of an element $z$ can be obtained by cyclically shifting all but row one of the trace column in Table 1 upward by $k$ positions. These appropriately
shifted columns of coofficients are shown in Table 1 in the last column. In Table 1 the elements of the dual basis, $\lambda_{0}, \lambda_{1}, \lambda_{2}, \lambda_{3}$, are underlined.

In order to make the generator polynomial $g(x)$ symmetric, b must satisfy the equation $2 b+d-2=2^{\text {m }}-1,80 b=6$ for this code. The $\gamma$ in eq. (2) can be any primitive element in $\operatorname{GF}\left(2^{4}\right)$. It will be shown in section IV that $\gamma$ can be chosen so as to optimize the encoding logic. In this example, let $\gamma=a$, so that the code generator polynomial is given by

$$
\begin{equation*}
g(x)=\prod_{j=6}^{9}\left(x-a^{j}\right)=\sum_{i=0}^{4} g_{1} x^{i} \tag{7}
\end{equation*}
$$

One may verify that $g_{0}=g_{4}=1, g_{1}=g_{3}=a^{3}$ and $g_{2}=a$.

Let $g_{i}$ be expressed in the original basis $\left\{1, a, a^{2}, a^{3}\right\}$. Let $z$, a field element, be expressed in the dual basis, i.e., $z=z_{0} \lambda_{0}+z_{1} \lambda_{1}+z_{2} \lambda_{2}+z_{3} \lambda_{3}$. The products $\mathrm{zg}_{1}(0 \leq i \leq 3)$ need to be computed in order to implement the encoder shown in Fig. 1.

Since $g_{3}=g_{1}$, it is only necessary to compute $2 g_{0}, z_{1}, z g_{2}$. Let the products $z g_{1}, 0 \leq 1 \leq 2$, be represented in the dual basis. By Corollary 2, $\mathrm{zg}_{1}$ can be expressed in the dual basis as

$$
\begin{equation*}
2 g_{i}=\sum_{k=0}^{3} T_{i}^{(k)}(z) \lambda_{k} \tag{8}
\end{equation*}
$$

where $T_{i}{ }^{(k)}(z)=\operatorname{Tr}\left(\mathrm{zg}_{1} a^{k}\right)$ is the $k$-th coefficient (or $k$-th bit) of $\mathrm{zg}_{i}$ (for $0 \leq 1 \leq 2$ and $0 \leq k \leq 3)$.

The intent is to express $T_{i}(k)$ recursively in terms of $T_{i}(k-1)$ for $1 \leq k \leq 3$. For $k=0$,

$$
\left[\begin{array}{l}
T_{0}(0)(z)  \tag{9}\\
T_{1}(0)(z) \\
T_{2}(0)(z)
\end{array}\right]=\left[\begin{array}{l}
\operatorname{Tr}\left(z g_{0}\right) \\
\operatorname{Tr}\left(z_{g_{1}}\right) \\
\operatorname{Tr}\left(z g_{2}\right)
\end{array}\right]=\left[\begin{array}{l}
\operatorname{Tr}\left(\begin{array}{l}
z \\
0
\end{array}\right] \\
\operatorname{Tr}\left(\begin{array}{l}
2
\end{array}\right] \\
\operatorname{Tr}(z)
\end{array}\right]=\left[\begin{array}{l}
z_{0} \\
z_{3} \\
z_{1}
\end{array}\right]
$$

where $\operatorname{Tr}\left(z_{a}^{j}\right)=\operatorname{Tr}\left(\left(z_{0} \lambda_{0}+z_{1} \lambda_{1}+z_{2} \lambda_{2}+z_{3} \lambda_{3}\right) a^{j}\right)=z_{j}$ for $0 \leq j \leq 3$. Eq. (9) can be expressed in matrix form as follows:

$$
\left[\begin{array}{l}
T_{0}(0)(z)  \tag{10}\\
T_{1}(0)(z) \\
T_{2}(0)(z)
\end{array}\right]=\left[\begin{array}{llll}
1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 \\
0 & 1 & 0 & 0
\end{array}\right]\left[\begin{array}{l}
z_{0} \\
z_{1} \\
z_{2} \\
z_{3}
\end{array}\right] \equiv M\left[\begin{array}{l}
z_{0} \\
z_{1} \\
z_{2} \\
z_{3}
\end{array}\right]
$$

The matrix $M$ is called the binary mapping matrix. Observe that $T_{i}(k)(z)=$ $\operatorname{Tr}\left((a z) g_{1} a^{k-1}\right)=T_{1}^{(k-1)}(a z)$. Hence $T_{1}(k)$ is obtained from $T_{1}^{(k-1) \text { by }}$ replacing $z$ by $y=a z$. Let $a z=y=y_{0} \lambda_{0}+y_{1} \lambda_{1}+y_{2} \lambda_{2}+y_{3} \lambda_{3}$, where $y_{m}=\operatorname{Tr}\left(y a^{m}\right)=\operatorname{Tr}\left(z a^{m+1}\right)$ for each $m$. Then $T_{1}(k)$ is obtained from $T_{1}(k-1)$ by replacing $z_{0}$ by $y_{0}=\operatorname{Tr}(z a)=z_{1}, z_{1}$ by $y_{1}=\operatorname{Tr}\left(z a^{2}\right)=z_{2}, z_{2}$ by $y_{2}=$ $\operatorname{Tr}\left(z a^{3}\right)=z^{3}$, and $z_{3}$ by $y_{3}=\operatorname{Tr}\left(z a^{4}\right)=\operatorname{Tr}(z(a+1))=z_{0}+z_{1}$.

Berlekamp's bit-serial multiplication algorithm may now be stated for GF(24). The quantities $z g_{i}=T_{1}{ }^{(0)} \lambda_{0}+T_{i}(1) \lambda_{1}+T_{1}{ }^{(2)} \lambda_{2}+T_{i}{ }^{(3)} \lambda_{3}$, $(0 \leq 1 \leq 3)$ and $z=z_{0} \lambda_{0}+z_{1} \lambda_{1}+z_{2} \lambda_{2}+z_{3} \lambda_{3}$ can be computed as follows:
(1) Compute $T_{0}(0)(z), T_{1}^{(0)}(z)$ and $T_{2}^{(0)}(z)$ by Eq. (10). Also $T_{3}(0)(z)=T_{1}(0)(z)$.
(2) For $k=1,2,3$, compute $T_{i}{ }^{(k)}(z)(0 \leq 1 \leq 3)$ by

$$
T_{i}^{(k)}(z)=T_{i}^{(k-1)}(y)
$$

where $y=a z=y_{0} \lambda_{0}+y_{1} \lambda_{1}+y_{2} \lambda_{2}+y_{3} \lambda_{3}$ with $y_{0}=z_{1}$, $y_{1}=z_{2}, y_{2}=z_{3}$ and $y_{3}=z_{0}+z_{1}=T_{f}$, and $T_{f}=z_{0}+z_{1}$ which is the feedback term of the algorithm.

The above example illustrates Berlekamp's bit-serial multiplication algorithm. This algorithm requires shifting and XOR operations only.
Berlekamp's dual basis RS-encoder is well-suited to a pipeline structure which can be implemented in VLSI design. The same procedure extends similarly to the design of a $(255,223)$ RS-encoder over $\operatorname{GF}\left(2^{8}\right)$.
V. A VLSI ARCHITECTURE FOR A $(255$, 223) SINGLE CHIP RS-ENCODER

In this section, an architecture is developed for implementing a (255, 223) RS-encoder using Berlekamp's multiplication algorithm. The circuit makes use of Berlekamp's bit-serial multiplication algorithm as developed in the previous sections and the Mead-Conway VLSI design approach [10]. This architecture can be realized quite readily on a single NMOS VLSI chip.

Let $G F\left(2^{8}\right)$ be generated by $a$, where $a$ is a root of the primitive irreducible polynomial $f(x)=x^{8}+x^{7}+x^{2}+x+1$ over $\operatorname{GF}(2)$. The conventional basis of this field is therefore $\left\{1, a, a^{2}, a^{3}, a^{4}, a^{5}, a^{6}\right.$, $\left.a^{7}\right\}$. The representations of elements in this field in both the ionventional basis and its dual basis are tabulated in Appendix A. Corollary 1 states that the coefficients of a field element $a^{j}$ can be obtained by $z_{k}=\operatorname{Tr}\left(a^{j+k}\right)$ ( $0 \leq k \leq 7$ ), where $a^{j}=z_{0} \lambda_{0}+\ldots+z_{7} \lambda_{7}$. From Table 2 in Appendix A, the dual basis $\left\{\lambda_{0}, \lambda_{1}, \ldots, \lambda_{7}\right\}$ of the conventional basis is the set $\left\{a 9, a^{197}\right.$, $\left.a^{203}, a^{202}, a^{201}, a^{200}, a^{199}, a^{100}\right\}$.
$\gamma$, in eq. (2) can be chosen to minimize the number of ones in the binary mapping matrix. Two binary matrices, one for the primitive element $\gamma=a^{11}$ and the other for $\gamma=a$, were computed. It was found that the binary mapping matrix for $\gamma=a^{11}$ had a smaller number of $1^{\prime \prime} \mathrm{s}$. Hence this binary mapping matrix was used in the design. For this case the generator polynomial $g(x)$ of the RS-encoder over GF( $2^{8}$ ) was given by

ORIGINAL PAGE IS OF POOR QUALTTY

$$
\begin{equation*}
g(x)=\prod_{j=112}^{143}\left(x-a^{11 j}\right)=\sum_{i=0}^{32} g_{1} x^{1} \tag{11}
\end{equation*}
$$

Table 2 lists the coofficients $g_{1}$ of $g(x)$.

The binary mapping matrix for the coefficients of the generator polynomial in eq. (11) is computed and shown in Appendix B. The feedback term Tf in Berlekamp's algorithm 1s:

$$
\begin{equation*}
T_{f}=\operatorname{Ti} \cdot\left(a^{8} z\right)=\operatorname{Tr}\left(\left(a^{7}+a^{2}+a+1\right)\right) z=z_{0}+z_{1}+z_{2}+z_{7} . \tag{12}
\end{equation*}
$$

Table 2. The code generator polynomial for the $(255,223)$ RS code

$$
g(x)=\prod_{j=112}^{143}\left(x-a^{11 j}\right)=\sum_{i=0}^{32} g_{1} x^{i}
$$



1

| 0 | 1 |  | $a^{5}$ |
| :--- | :---: | :---: | :---: |
| 1 | $a^{249}$ | 17 | $a^{170}$ |
| 2 | $a^{59}$ | 18 | $a^{66}$ |
| 3 | $a^{66}$ | 19 | $a^{50}$ |
| 4 | $a^{4}$ | 20 | $a^{213}$ |

Table 2. The code generator polynomial for the (255, 223) RS code (Continued)

$$
g(x)=\prod_{j=112}^{143}\left(x-a^{11 j}\right)=\sum_{i=0}^{32} \varepsilon_{1} x^{1}
$$

| 1 | g(1) | 1 | g(1) |
| :---: | :---: | :---: | :---: |
| 5 | a 43 | 21 | $a^{3}$ |
| 6 | - 126 | 22 | a 30 |
| 7 | $a^{251}$ | 23 | a 97 |
| 8 | a 97 | 24 | $\mathrm{a}^{251}$ |
| 9 | a 30 | 25 | $\mathrm{a}^{126}$ |
| 10 | $a^{3}$ | 26 | $a^{43}$ |
| 11 | a 213 | 27 | $a^{4}$ |
| 12 | a 50 | 28 | a 66 |
| 13 | a 66 | 29 | $\mathrm{a}^{59}$ |
| 14 | a 170 | 30 | $\mathrm{a}^{249}$ |
| 15 | $a^{5}$ | 31 | 1 |
| 16 | $\mathrm{a}^{24}$ | 32 |  |

A diagram showing the input and output signals chip is shown in Fig. 2.; VDD and GND are power pins. CLK is a clock signal, which in general is a periodic square wave supplied by an external signal generator. The information symbols are fed into the chip from the data-in pin, DIN, serially. This means that it
takes eight clock times to read in each aymbol. Similarly, the encodad RS codeword is transmitted out of the ohip serially from the data-out pin, DOUT. The control signal LM (Load Mode) is set to 1 (logic 1) when the information symbols are loaded into the chip.

The DIN and LM signals are expected to be synohronized to the CLK signal, while the internal operations of the circuit and output fata signal are synchronized to two non-overlapping clock aignals $\phi 1$ and $\phi 2$ that are derived from CLK inside the chip. To save space, dynamic shift registers are used in this design for memory. A logic diagram of a l-bit dynamic register with reset is shown in Fig. 3. The timing diagran of CLX, $\phi 1, \phi 2, L M$, DIN and DOUT signals are shown in Fig. 4. The delay of DOUT with respect to DIN is due to input and output burfering flip-rlops.

Figure 5 shows the block diagran of the $(255,223)$ RS-encoder. The circuit is divided into five units as follows:
(1) Product Unit: The Product Unit is used to compute $T_{f}, T_{31}, \ldots, T_{0}$. This circuit is realized by Programable Logic Array (PLA) [9]. Since $T_{0}=T_{31}, T_{1}=T_{30}, \ldots, T_{15}=T_{17}$, only $T_{f}, T_{31}, \ldots, T_{17}$ and $T_{16}$ are actually calculated in the PLA $T_{0}, \ldots, T_{15}$ are connected directly to $T_{31}, \ldots, T_{17}$,

## ORIGINAL PAGE IS

 OF POOR QUALITY

Figure 2. Inputs and output for the RS encoder chip


Pigure 3. Logic diagran of a l-bit dynamic shift register with reset


Figure 5. Block diagram of the $(255,223)$ RS encoder
respectively. The implementation of the product unit PLA means that It would be essy to reconfigure the encoder to use a different representation of $\operatorname{GF}\left(2^{8}\right)$.
(2) Remainder Unit: The Remainder Unit is used to store the coefficients of the remainder during the division process. Each $S_{1}(0 \leq 1 \leq 30)$ is an 8 -bit dynamic shift register with reset. The addition in the circuit is a modulo 2 addition (Exclusive-OR operation). While $c_{32}$ is being fed to the circuit, $o_{31}$ is being computed and then loaded into $S_{1}(0 \leq 1 \leq 30)$. The ${ }^{c} 30, \ldots, c_{0}$ are transmitted out of the encoder serially.
(3) Quotient Unit: $Q$ and $R$ represent $a$-bit shift register with reset and an 8 -bit shift register with reset and parallel load, respectively. $R$ and $Q$ store the currently operating coefficient and the next coefficient of the quotient polynomial, respectivley. A logic diagram of register $R$ is shown in Fig. 6. Each $\varepsilon_{i}$ is loaded into $R_{1}$ every eight clock oycles. Immediately after all 223 information symbols have been fed into the cirouit, the control signal SL changes to logical 0 . Henceforth the contents of $Q$ and $R$ are set to zero so that the cheok symbols in the Remainder Unit return their current values.
(4) I/U Unit: This unit handles the input/output operations. Both $F_{0}$ and $F_{1}$ are flip-flops. A pass transistor controlled by $\phi 1$ is inserted before $F_{1}$ for the purpose of synchronization. The control signal SL seleots whether a bit of an information symbol or a check symbol is to be transmitted.

## ORIGINAL PAGE IS OF POOR QUALTTY


$R_{i}$ : A l-BIT REGISTER WITH RESET

Figure 6. The R register


Figure 7. The control unit
(5) Control Unit: The Control Unit generates the necessary control signals. This unit is further divided into 3 portions, as shown in Fig. 7. The two-phase clock generator circuit in [10] is used to convert the externally supplied CLK clock signal into the two phase clock needed for the operation of this chip. Fig. 8 shows a logic diagram of the circuit for generating the control signals START and SL. The control signal START resets all registers and the divide-by-8 counter before the encoding process begins. The control signal SL is simply a delayed version of LM. The control signal LD is simply generated by a divide-by- 8 counter and is used to load the $z_{i}$ 's into the $R_{i}$ 's in parallel.

## ORIGINAL PAGE RS OF POOR QUALITY



Figure 8. A logic diagram of the circuit for generating the control signals START and SL.

Since a codeword contains 255 symbols, the computation of a complete encoded codeword requires 255 "symbol cycles". A symbol cycle is the time interval required for executing a complete cycle of Berlekamp's algorithm. Since a symbol consists of 8 bits, a symbol cycle contains 8 "bit cycles". A bit cycle is the time interval for executing one step in Berlekamp's algorithm. In this design a bit cycle corresponds to one period of the clock.

The total number of clock cycles required to encode a single $R S$ word is therefore $255 \times 8=$ 2040. Although it is not known at this time what the maximum clock speed for this chip wili be, a conservative estimate would be 1 MHz. This would mean that data may be input to the chip at an average rate $(223 / 255) \times 10^{6}=874 \mathrm{kbps}$. The delay through the chip would be about 2 ms .

The layout deaign of this $(255,223)$ RS-encoder has been completed (See Appendix C). Before the design of the lay ut each cirouit was simulated on a general-purpose computer by using SPICE (a transistor-level cirouit simulation program) [11]. The circuit requires about 3000 transistors, while a similar design without VLSI requires more than 30 CMOS IC chips [6]. This RS-encoder design will be fabricated and tested in the near future. Table 3 shows how the encoder would be changed to implement other RS codes.

Table 3. Modifioations to the encoder circuit needed to change a code parameter


Table 3. Modifications to the encoder circuit needed to ohange code parameter (Continued)

| Parameter <br> to be changed | The value used for the circuit $\text { In Fig. } 2$ | $\begin{gathered} \text { New } \\ \text { value } \end{gathered}$ | Modifications |
| :---: | :---: | :---: | :---: |
| 3. Error-Correcting Capability | 16 | t | 2t-2 shift registers are required in the Remainder <br> Unit. (The generator <br> polynomial is also changed.) |
| 4. Number of Information Symbols | 223 | k | No change is required, since $k$ is implicitly contalned in the control signal LM. This may be used to generate shortened RS codes. |

Vi. CONCLUSIONS

This project has proven the feasibility of 8-bit Reed-Solomon encoder implementation on a single chip. The obvious application of such a device is as part of an on-board data encoding system for satellites and deep spacecraft. The savings in weight, size, and power over present encoders is
ovident. Also, the reduced number of circuit interconnects and the absence of discrete components should make the VLSI unit more reliable.

Two problems arise, however, when one considers using this encoder as flight hardware. The first is that this encoder is designed $f$ or implementation in NMOS and so will probably not meet radiation-hardness requirements. The decision to design for NMOS was made on the basis of low cost and low risk for this experimental first chip. There would be no problem in redesigning the encoder for implementation in other VLSI technologies if the need arises.

The second problem is that the encoder, as presently designed, does not do symbol interleaving. Interleaving is particularly useful when data are to be transmitted over bursty channels (such as the Viterbi channel [3]). There are three solutions to this problem.

First, an external interleaver may be added. The use of VLSI random access memories would keep the total chip count down to the point where the interleaved RS encoder would still be smaller than the present encoders.

Second, several RS encoder chips could be used in parallel to achieve interleaving. Since standard RS interleaving depths are less than or equal to five [2], at most five encoder chips would be needed, plus a very simple time sharing logic.

Third, the encoder chip may be redesigned so as to perform the interleaving operation internally. Presently, the chip design consists of about 3,000
transistors - a modest amount for current VLSI technology. If interleaving to a depth of five were added, then the count would go up to around 13,000 transistors. This is because the remainder unit, which contains the storage registers, is about $80 \%$ of the chip by area. Even this number of transisters is considered only medium density for VLSI. It would also be a simple manner to make the interleaving depth programmable between one and five by adding three $I / O$ connections to the chip to allow for the appropriate signals.

## References

[1] R. R. Stephens and M. F. Pellet, "Joint NASA/ESA Telemetry Channel Coding Guideline: Issue $\mathbf{1}^{\boldsymbol{n}}$, NASA/ESA Working Group (NEWG) Publication, January 1982.
[2] R. L. Miller, L. J. Deutsch, and S. A. Butman, OntheError Statistics of Viterbi Decoding and the Performance of Concatenated Codes, Jet Propulsion Laboratory, Pasadena, Calif., September 1, 1981.
[3] K. Y. Liu and J. J. Lee, An Experimental Study of the Concatenated Reed-Solomon/Viterbi Channel Coding System and Its Impact on Space Compunications. Publication 81-58, Jet Propulsion Laboratory, Pasadena, Calif., August 15, 1981.
[4] R. F. Rice, Some Practical Universal Noiseless Coding Techniaues, Publication 79-22, Jet Propulsion Laboratory, Pasadena, Calif., March 15, 1979.

# [5] W. W. Peterson and E. J. Weldon, Error-Correctinc Codea, MIT Preas, 1972. 


#### Abstract

[6] E. R. Berlekamp, "Technical Proposal for a Low-Power Reed-Solomon Encoder/Interleaver Using About 30 CMOS IC's," Cyclotomics, Inc., in response to RFP No. BP-6-9007.


[7] I. N. Herstein, Topics_in Alsebra, Blaisdell, 1964.
[8] P. J. MacWilliams and N. J. A. Sloane, The Theory of Ercor-CorrectIng Codes, North-Holland Publishing Company, 1978.
[9] M. Perlman and J. J. Lee, "A Comparison of Conventional Reed-Solomon Encoders and Berlekamp's Architecture," NASA Tech Brief, No. 3610-81-119, Jet Propulsion Laboratory, Calif., July 10, 1981.
[10] C. Mead and L. Conway, Introducing To VhSI Systemg, Addison-Wesiey Publishing Company, Calif., 1980.
[11] L. W. Negal and D. O. Pederson, "SPICE - Simulation Program with Integrated Circuit Emphasis," Memorandum No. ERL-M382, Electronics Research Laboratory, University of California, Berkeley, April 12, 1973.

Appendix.A. Table of Elements of $G F\left(2^{8}\right)$

This appendix lists all $25 \ell$ elements $\lambda$ a $\operatorname{OF}\left(2^{8}\right)$. These field slements are expressed in both the sonventional basis $\left\{1, a, a^{2}, \ldots, a 7\right\}$ and its dual basis, $\left\{\lambda_{0}, \lambda_{1}, \ldots, \lambda_{7}\right\}$. The elements of the dual basis are indicated by underlines.

Table A1. Representative of the elements of $G F\left(2^{8}\right)$

|  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONVENTIONAL | TR( $a^{j}$ ) | DUAL |  | IN CONVENTIONAL | $\underline{T}\left(a^{j}\right)$ | IN dUAL |
| j | BASIS |  | BASIS | j | basis |  | basis |
| * | 00000000 | 0 | 00000000 | 18 | 00111011 | 0 | 01110010 |
| 0 | 00000001 | 0 | 01111111 | 19 | 01110110 | 1 | 11100100 |
| 1 | 00000010 | 1 | 11111111 | 20 | 11101100 | 1 | 11001001 |
| 2 | 00000100 | 1 | 11111110 | 21 | 01011111 | 1 | 10010011 |
| 3 | 00001000 | 1 | 11111101 | 22 | 10111110 | 0 | 00100110 |
| 4 | 00010000 | 1 | 11111010 | 23 | 11111011 | 0 | 01001101 |
| 5 | 00100000 | 1 | 11110101 | 24 | 01110001 | 1 | 10011010 |
| 6 | 01000000 | 1 | $1110 \times 010$ | 25 | 11100010 | 0 | 00110101 |
| 7 | 10000000 | 1 | 11010101 | 26 | 01000011 | 0 | 01101010 |
| 8 | 10000111 | 1 | 10101011 | 27 | 10.00110 | 1 | 11010100 |
| 9 | 10001001 | 0 | 01010111 | 28 | 10001011 | 1 | 10101000 |
| 10 | 10010101 | 1 | 10101110 | 29 | 10010001 | 0 | 01010000 |
| 11 | 10101101 | 0 | 01011100 | 30 | 10100101 | 1 | 10100001 |

Table 11. Representative of the elements of $\operatorname{OF}\left(2^{8}\right)$ (Continued)

|  | $a^{j}$ | TR( $a^{j}$ ) | $a^{j}$ | $a^{j}$ |  |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONVENTIONAL |  | DUAL |  | In CONVENTIONAL | TR( ${ }^{\text {j }}$ ) | IN DUAL |
| 1 | BASIS |  | BAEIS | 1 | BASIS |  | BASIS |
| 12 | 11011101 | 1 | 10111001 | 31 | 11001101 | 0 | 01000011 |
| 13 | 00111101 | 0 | 01110011 | 32 | 00011101 | 1 | 10000110 |
| 14 | 01111010 | 1 | 11100111 | 33 | 00111010 | 0 | 00001101 |
| 15 | 11110100 | 1 | 11001110 | 34 | 01110100 | 0 | 00011011 |
| 16 | 01101111 | 1 | 10011100 | 35 | 11101000 | 0 | 00110111 |
| 17 | 11011110 | 0 | 00111001 | 36 | 01010111 | 0 | 01101110 |
| 37 | 10101110 | 1 | 11011100 | 60 | 11111110 | 1 | 11001100 |
| 38 | 11011011 | 1 | 10111000 | 61 | 01111011 | 1 | 10011000 |
| 39 | 00110001 | 0 | 01110000 | 62 | 11110110 | 0 | 00110001 |
| 40 | 01100010 | 1 | 11100000 | 63 | 01101011 | 0 | 01100010 |
| 41 | 11000100 | 1 | 11000001 | 64 | 11010110 | 1 | 11000100 |
| 42 | 00001111 | 1 | 10000011 | 65 | 00101011 | 1 | 10001000 |
| 43 | 00011110 | 0 | 00000110 | 66 | 01010110 | 0 | 00010001 |
| 44 | 00111100 | 0 | 00001100 | 67 | 10101100 | 0 | 00100011 |
| 45 | 01111000 | 0 | 00011000 | 68 | 11011111 | 0 | 01000110 |
| 46 | 11110000 | 0 | 00110000 | 69 | 00111001 | 1 | 10001101 |
| 47 | 01100111 | 0 | 01100001 | 70 | 01110010 | 0 | 00011010 |
| 48 | 11001110 | 1 | 1:000019 | 71 | 11100100 | 0 | 00110100 |
| 49 | 00011011 | 1 | 16000111 | 72 | 01001111 | 0 | 01101001 |
| 50 | 00110110 | 0 | 00001110 | 73 | 10011110 | 1 | 11010011 |

Table A1. Representative of the elements of $\operatorname{GP}\left(2^{8}\right)$ (Continued)

|  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CON:ENTIONAL | TR( $a^{j}$ ) | DUAL | IN | COMVETTIONAL | TR( $a^{j}$ ) | IN DOAL |
| J | BASIS |  | BASIS | J | BASIS |  | BASIS |
| 51 | 01101100 | 0 | 00011100 | 74 | 10111011 | 1 | 10160111 |
| 52 | 11011000 | 0 | 00111000 | 75 | 11110001 | 0 | 01001111 |
| 53 | 00110111 | 0 | 01110001 | 76 | 01100101 | 1 | 10011110 |
| 54 | 01101110 | 1 | 11100011 | 77 | 11001010 | 0 | 00111101 |
| 55 | 11011100 | 1 | 11000110 | 78 | 00010011 | 0 | 01111010 |
| 56 | 00111111 | 1 | 10001100 | 79 | 00100110 | 1 | 11110100 |
| 57 | 01111110 | 0 | 00011001 | 80 | 01001100 | 1 | 11101001 |
| 58 | 11111100 | 0 | 00110011 | 81 | 10011000 | 1 | 11010010 |
| 59 | 01111111 | 0 | 01100110 | 82 | 10110111 | 1 | 10100:00 |
| 83 | 11101001 | 0 | 010010's0 | 106 | 00000111 | 0 | 01111110 |
| 84 | 01010101 | 1 | 10010001 | 107 | 00001110 | 1 | 11111105 |
| 85 | 10101010 | 0 | 00100010 | 108 | 00011100 | 1 | 11111001 |
| 86 | 11010011 | 0 | 01000101 | 109 | 00111000 | 1 | 1,110010 |
| 87 | 00100001 | 1 | 10001010 | 110 | 01110000 | 1 | 11100101 |
| 88 | 01000010 | 0 | 00010101 | 111 | 1:100000 | 1 | 11001010 |
| 89 | 10000100 | 0 | C0101011 | 112 | 01000111 | 1 | 10010100 |
| 90 | 10001111 | 0 | 01010110 | 113 | 10001110 | 0 | 00101001 |
| 91 | 10011001 | 1 | 10101101 | 114 | 10011011 | 0 | 01010010 |
| 92 | 10110101 | 0 | 01011011 | 115 | 10110001 | 1 | 10100101 |
| 93 | 11101101 | 1 | 10910110 | 116 | 11100101 | 0 | 01001011 |

Table A1. Representative of the elements of GF(28) (Continued)


Table A1. Representative of the elements of $\mathrm{GF}\left(2^{8}\right)$ (Continued)

|  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONVENTIONAL | TR( $a^{j}$ ) | dual | IN | CONVENTIONAL | TR( ${ }^{j}$ ) | IN DUAL |
| j | BASIS |  | BASIS | j | BASIS |  | BASIS |
| 137 | 11101010 | 1 | 11001000 | 160 | 10001101 | 1 | 10101001 |
| 138 | 01010011 | 1 | 10010000 | 161 | 10011101 | 0 | 01010011 |
| 139 | 10100110 | 0 | 00100001 | 162 | 10111101 | 1 | 10100110 |
| 140 | 11001011 | 0 | 01000010 | 163 | 11111101 | 0 | 01001100 |
| 141 | 00010001 | 1 | 10000101 | 164 | 01111101 | 1 | 10011001 |
| 142 | 00100010 | 0 | 00001010 | 165 | 11111010 | 0 | 00110010 |
| 143 | 01000100 | 0 | 00010100 | 166 | 01110011 | 0 | 01100101 |
| 144 | 10001000 | 0 | 00101000 | 167 | 11100110 | 1 | 11001011 |
| 145 | 10010111 | 0 | 01010001 | 168 | 01001011 | 1 | 10010111 |
| 146 | 10101001 | 1 | 10100010 | 169 | 10010110 | 0 | 00:01110 |
| 147 | 11010101 | 0 | 01000100 | 170 | 10101011 | 0 | 01011101 |
| 148 | 00101101 | 1 | 10001001 | 171 | 11010001 | 1 | 10111010 |
| 149 | 01011010 | 0 | 00010010 | 172 | 00100101 | 0 | 01110100 |
| 150 | 10110100 | 0 | 00100100 | 173 | 01001010 | 1 | 11101000 |
| 151 | 11101111 | 0 | 01001001 | 174 | 10010100 | 1 | 11010001 |
| 175 | 10101111 | 1 | 10100011 | 198 | 00000101 | 1 | 10000001 |
| 176 | 11011001 | 0 | 01000111 | 199 | 00001010 | 0 | $00000010 \lambda_{6}$ |
| 177 | 00110101 | 1 | 10001110 | 200 | 00010100 | 0 | $00000100 \lambda_{5}$ |
| 178 | 01101010 | 0 | 00011101 | 201 | 00101000 | 0 | $00001000 \lambda_{4}$ |
| 179 | 11010100 | 0 | 00111011 | 202 | 01010000 | 0 | $\underline{00010000 \lambda_{3}}$ |

Table A1. Representative of the elements of $\mathbf{G F}\left(2^{8}\right)$ (Continued)

|  | $\mathrm{a}^{\mathrm{j}}$ |  | $\mathrm{a}^{\mathrm{j}}$ |  | $a^{j}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONVENTIONAL | $\operatorname{TR}\left(a^{j}\right)$ | DUAL | IN | CONVENTIONAL | $T R\left(a^{j}\right)$ | IN DOAL |
| j | BASIS |  | RASIS | J | BASIS |  | BASIS |
| 180 | 00101111 | 0 | 01110110 | 203 | 10100000 | 0 | 00100000 ${ }_{2}$ |
| 181 | 01011110 | 1 | 11101100 | 204 | 11000111 | 0 | 01000001 |
| 182 | 10111100 | 1 | 11011001 | 205 | 00001001 | 1 | 10000010 |
| 183 | 11111111 | 1 | 10110011 | 206 | 00010010 | 0 | 00000101 |
| 184 | 01111001 | 0 | 01100111 | 207 | 00100100 | 0 | 00001011 |
| 185 | 11110010 | 1 | 11001111 | 208 | 01001000 | 0 | 00010111 |
| 186 | 01100011 | 1 | 10011111 | 209 | 10010000 | 0 | 00101111 |
| 187 | 11000110 | 0 | 00111110 | 210 | 10100111 | 0 | 01011110 |
| 188 | 00001011 | 0 | 01111101 | 211 | 11001001 | 1 | 10111101 |
| 189 | 00010110 | 1 | 11111011 | 212 | 00010101 | 0 | 01111011 |
| 190 | 00101100 | 1 | 11110110 | 213 | 00101010 | 1 | 11110111 |
| 191 | 01011000 | 1 | 11101101 | 214 | 01010100 | 1 | 11101110 |
| 192 | 10110000 | 1 | 11011010 | 215 | 10101000 | 1 | 11011101 |
| 193 | 11100111 | 1 | 10110100 | 216 | 11010111 | 1 | 10111011 |
| 194 | 01001001 | 0 | 01101000 | 217 | 00101001 | 0 | 01110111 |
| 195 | 10010010 | 1 | 11010000 | 218 | 01010010 | 1 | 11101111 |
| 196 | 101000:1 | 1 | 10100000 | 219 | 10100100 | 1 | 11011110 |
| 197 | 11000001 | 0 | $01000000 \lambda_{1}$ | 220 | 11001111 | 1 | 10111100 |
| 221 | 00011001 | 0 | 01111000 | 238 | 01101101 | 0 | 01100011 |
| 222 | 00110010 | 1 | 11110000 | 239 | 11011010 | 1 | 11000111 |

Table A1. Representative of the elements of $G P\left(2^{8}\right)$ (Continued)

| $a^{j}$ |  |  | $a^{j}$ |  | $a^{j}$ |  | $a^{j}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONVENTIONAL | $\operatorname{TR}\left(a^{j}\right)$ | DUAL |  | CONVENTIONAL | $\operatorname{TR}\left(a^{j}\right)$ | IN DUAL |
| j | BASIS |  | BASIS | j | BASIS |  | BASIS |
| 223 | 01100100 | 1 | 11100001 | 240 | 00110011 | 1 | 10001111 |
| 224 | 11001000 | 1 | 11000010 | 241 | 01100110 | 0 | 000:1110 |
| 225 | 00010111 | 1 | 10000100 | 242 | 11001100 | 0 | 0011!100 |
| 226 | 00101110 | 0 | 00001001 | 243 | C0011111 | 0 | 01111001 |
| 227 | 01011100 | 0 | 00010011 | 244 | 00111110 |  | 11110011 |
| 228 | 10111000 | 0 | 00100111 | 245 | 01111100 | 1 | 11100110 |
| 229 | 11110111 | 0 | 01001110 | 246 | 1111100 C | 1 | 11001101 |
| 230 | 01101001 | 1 | 10011101 | 247 | 01110111 | 1 | 10011011 |
| 231 | 11010010 | 0 | 00111010 | 248 | 11101110 | 0 | 00110110 |
| 232 | 00100011 | 0 | 0111010 : | 249 | 01011011 | 0 | 01101101 |
| 233 | 01000110 | 1 | $111010!1$ | 250 | 10110:10 | 1 | 11011011 |
| 234 | 10001100 | 1 | 11010110 | 231 | 11101011 | 1 | 10110111 |
| 235 | 10011111 | 1 | 10101100 | 252 | 010100 1 | 0 | 01101111 |
| 236 | 10111001 | 0 | 01011000 | 253 | 10100010 | 1 | 11011111 |
| $\therefore 37$ | 11110101 | 1 | 10110001 | 254 | 11000011 | 1 | 10111111 |

Appendix B: The Binary Mapping Matrix for the (255, 223) RS Encoder The binary mapping matrix for $\gamma=a^{11}$ of the (255, 223) RS-encoder is given by the following:
$\left[\begin{array}{l}\mathrm{T}_{0} \\ \mathrm{~T}_{1} \\ \mathrm{~T}_{2} \\ \mathrm{~T}_{3} \\ \mathrm{~T}_{4} \\ \mathrm{~T}_{5} \\ \mathrm{~T}_{6} \\ \mathrm{~T}_{7} \\ \mathrm{~T}_{8} \\ \mathrm{~T}_{9} \\ \mathrm{~T}_{10} \\ \mathrm{~T}_{11} \\ \mathrm{~T}_{12} \\ \mathrm{~T}_{13} \\ \mathrm{~T}_{14} \\ \mathrm{~T}_{15} \\ \mathrm{~T}_{16}\end{array}\right]=\left[\begin{array}{llllllll}1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 1 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0\end{array}\right]\left[\begin{array}{l}\mathrm{Z}_{0} \\ \mathrm{Z}_{1} \\ \mathrm{Z}_{2} \\ \mathrm{Z}_{3} \\ \mathrm{Z}_{4} \\ \mathrm{Z}_{5} \\ \mathrm{Z}_{6} \\ \mathrm{Z}_{7}\end{array}\right]$

## Appendix_C: VLSI Layout for the $(255,223)$ RS Encoder


#### Abstract

The figures in this appendix show the actual layout for the (255, 223) RS encoder chip. The total layout is shown in Figure C1. Figures C-2 through C-5 show the polysilicon, metal, diffusion, and contact layers for the chip.


## ORIGINAL' PAGE COLOR PHOTOGRAPH


,


Figure C1. Total layout of the $(255,223)$ RS-encoder chip


Figure C2. Polysilicon layout of the $(255,223)$ RS-encoder chip

## ORIGINAL PAGE IS OF POOR QUALITY



Figure C3. Metal layout of the $(255,223)$ RS-encoder chip


[^0]

Figure C5. Contact layout of the $(255,223)$ RS-encoder chip


[^0]:    Figure C4. Diffusion layout of the $(255,223)$ RS-encoder chip

