#### **General Disclaimer**

#### One or more of the Following Statements may affect this Document


- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
  of the material. However, it is the best reproduction available from the original
  submission.

Produced by the NASA Center for Aerospace Information (CASI)

(NASA-CR-173247) INPUT FILTER COMPENSATION FOR SWITCHING REGULATORS Final Report (Virginia Polytechnic Inst. and State Univ.) 374 p HC A16/MF A01 CSCL 09A

N84-16459

Unclas G3/33 10204



## Virginia Polytechnic Institute and State University

Electrical Engineering
BLACKSBURG, VIRGINIA 24061

# INPUT FILTER COMPENSATION FOR SWITCHING REGULATORS FINAL REPORT

BY

Drs. S. S. Kelkar and F. C. Lee
Electrical Engineering Department
Virginia Polytechnic Institute
And State University

August 8, 1983

Prepared for

National Aeronautics and Space Administration

Lewis Research Center

21000 Brookpark Rd.

Cleveland Ohio 44135

Contract No. NAG3-220

#### ORIGINAL PAGE IS OF POOR QUALITY

#### INPUT FILTER COMPENSATION FOR SWITCHING REGULATORS

by

#### Shriram S Kelkar

Dissertation submitted to the Faculty of the
Virginia Polytechnic Institute and State University
in partial fulfillment of the requirements for the degree of
DOCTOR OF PHILOSOPHY

in

Electrical Engineering

APPROVED:

Fred Chee Dr.F.C.Lee, Chairman

Dich Chen
Dr.D.Y.Chen

Dr.L.L.Grigsby

Dr. C. E. Nunnally

Dr.R.D.Riess

October, 1982 Blacksburg, Virginia

## INPUT FILTER COMPENSATION FOR SWITCHING REGULATORS

by

#### Shriram S. Kelkar

#### (ABSTRACT)

An input filter is often required between a switching regulator and its power source due to the need of preventing the regulator switching current from being reflected back into the source. The presence of the input filter often results in various performance difficulties such as loop instability, degradation of transient response, audiosusceptibility and output impedance characteristics. These problems are caused mainly by the interaction between the peaking of the output impedance of the input filter and the regulator control loop. Conventional single-stage and two-stage input filters can be designed to minimize the peaking effect, however this often result in a penalty of weight or loss increase in the input filter.

A novel input filter compensation scheme for a buck regulator that eliminates the interaction between the input filter output impedance and the regulator control loop is presented. The scheme is implemented using a feedforward

loop that senses the input filter state variables and uses this information to modulate the duty cycle signal. The feedforward design process presented is seen to be straightforward and the feedforward easy to implement. Extensive experimental data supported by analytical results show that significant performance improvement is achieved with the use of feedforward in the following performance categories: loop stability, audiosusceptibility, output impedance and transient response.

The use of feedforward results in isolating the switching regulator from its power source thus eliminating all interaction between the regulator and equipment upstream. In addition the use of feedforward removes some of the input filter design constraints and makes the input filter design process simpler thus making it possible to optimize the input filter. The concept of feedforward compensation can also be extended to other types of switching regulators.

#### ACKNOWLEDGEMENTS

I would like to acknowledge, at the outset, my gratitude to all who gave of their time and knowledge to help me in my research.

In particular I would like to thank and gratefully acknowledge the help and guidance of Dr. F.C.Lee. It was a real pleasure working with him and discovering the intricacies of switching regulators; his guidance and advice were very helpful and invaluable in the two years of the research project.

I am also sincerely grateful to Dr. L.L.Grigsby who has always evinced a keen interest in my work and guided me during the earlier days of my stay at Virginia Tech. My grateful thanks also to Dr. D.Y.Chen, Dr. C.E.Nunnally and Dr. R.D.Riess for providing support.

My work at V.P.I.& S.U. was supported by NASA under contracts NAG3-81 and NAS3-220 and I gratefully acknowledge the financial support that was provided.

The support provided by my wife Shashi was very important to me during our stay at V.P.I. and I express my sincere thanks to her.

#### CONTENTS

ACKNO	WLEDGEMENTS
Chapte	<u>er</u> page
I.	INTRODUCTION
II.	INPUT FILTER RELATED PROBLEMS AND CONVENTIONAL DESIGN TECHNIQUES
	Input Filter Related Problems 5 Input Filter Design Considerations 16
III.	CONCEPT OF POLE-ZERO CANCELLATION USED IN TOTAL STATE CONTROL
	Concept of Pole-Zero Cancellation
IV.	MODELING OF THE POWER STAGE WITH INPUT FILTER 38
	Buck-boost converter small signal model derivation
٧.	IMPLEMENTATION OF THE FEEDFORWARD LOOP FOR A BUCK REGULATOR
	State Space Model of Buck Regulator 68 Generalized Small Signal Model of Buck
	Regulator
VI.	ANALYTICAL AND EXPERIMENTAL VERIFICATION OF THE FEEDFORWARD DESIGN
	Measurements of the nonadaptive feedforward control
	Transfer Function (Audiosusceptibility). 124 Measurements of Output Impedance 140

		ME	)as	ur	em'	en	τ	OI		LLS	m	31 E	nt		Ke:	ÇÇ	ons	se	aı	ıa	ಶಾ	aı	.T.	ıng	
										յս]	lat	or			•			•	•	•					145
		Co	nc	:lu	si	on	S	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	160
VII.	DIC	277	דמי		TW	TTF	די מ	· T /	M	ΩĪ	7 T	2710	177	DI	7	TT. 2	ነጥ የ	סר	E/	סר	me	<b>Δ</b> δ	.t⊂:1	ואים ז	th:
V11.	Di	<b>31</b> 1		NA						•	•	•	•		•		377,	•		•		· ·			162
		De	esc	ri	pt	io	n	of	: 1	the	e r	net	hc	d									•		162
		De	sc	ri	pt	io	n	of	: 1	the	) i	orc	gr	ar	n			٠							171
		Si	.mu	ιla	ti	on	F	es	u.	Lts	3 ¯	•	•	•	•	•	•	٠	•				٠	-	178
77TTT	T T (	~~T	. TOLI	11 <del>7</del> 7	mr	nem		\ _ B	# Th. "		cc	- n r	. T T	~ 	713 P	20.0	. 77. 1	- 250	~ T (	, ,	<b>~</b> ==	137	<b>TO</b> T	<b>5</b> *	
VIII.	DI	SCF		EG					1 <i>E</i> 1.			L'AE			ĽΥ	AI	NW1	⊥¥;	2 T S	5 (	JE.	Bl		ζ.	213
			T,	·EC	,OL	ml	Or	•	٠	•	•	•	•	•	•	•	•	•	•	•	-	•	•	•	213
										sti															214
		Ex	рe							rif															250
		~-		. 7	AD	aı.	Ϋ́ε	315	· •	•	•	•	•	•	•	•	•	٠	٠	•	•	•	•	•	258 264
		CC	IIC	: Lu	.SI	on	.S	•	٠	•	•	•	•	٠	•	•	•	•	•	•	•	٠	•	•	404
IX.	EX:	ren	ISI	ON	S	OF	1	HE	. (	CON	VCI	EP7	. c	Σ	Ιì	NPI	JΤ	F.	EL9	CEI	3				
										TO												3			266
										ne i															266
		E'€	ec	iro	I.W	ar	ď	CC	m	per	15	1 T E	or.	1 1	E O I	ב ז	the	2 ł	ouc	ck.	-bc	008	st	an	
		T) -		1-	oa ~	os	τ	re	gı	ila	a T C	ors	3	٠	٠	•	•	•	•	•	٠	•	•	•	271 292
		Re	eme	CEK	.5	• .	•	•	٠	•	•	•	٠	٠	•	•	•	•	•	•	•	•	•	•	292
х.	COI	NCI	.US	ic	NS	Α	NI	) E	'U'.	ĽUE	₹Ē	WC	RK												293
								-						-		_		_		_	_	-	-		
				:lu						•														-	293
		St	ıgo	ge s	ti	on	S	fc	r	ft	ıtı	ıre	e v	ĮQ I	rk	.*	•	•	٠	•	•	•	-	•	296
Append	i 52																								
ppcna.	<u>. 43</u>																								page
																									<u> </u>
A.		٠		•						•					•				•			٠			298
_																•									
В.	•	٠	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	325
BIBLIO	GRA:	РНУ	?																						353
															-		•	-					•	•	-
የያ <i>ተሞ</i> ለ																									255

#### LIST OF TABLES

<u>Tabl</u>	<u>.e</u>							]	oage
1.	Eigenvalues of L1								
1.	continued .							 	240
1.	continued .							 	241
2.	Eigenvalues	for	differ	ent va	alues o	of R	2 .	 	255
2.	continued .							 	256
2.	continued .							 	257

#### LIST OF FIGURES

<u>Figu:</u>		<u>ige</u>
1.	Buck Converter with an Input Filter	ō
2.	Negative resistance oscillation	ફ
3.	Small-signal model using the dual-input describing function	9
4.	Duty cycle-to-output voltage characteristic with and without input filter (a) gain (b) phase	12
5.	Audiosusceptibility with and without input filter	15
6.	Buck type switching regulator with a two stage input filter	17
7.	Open loop gain and phase characteristics without the input filter damping resistance $\mathbf{R}_{\mathbf{D}^*}$	18
8.	Single-stage input filters	21
9.	Interaction between output impedance $Z(s)$ of input filter and input impedance $Z_i(s)$ of regulator	23
10.	Two-stage input filter	25
11.	Duty cycle-to-output describing function of power stage with two-stage input filter	26
12.	Interaction between the switching regulator and its preregulator	30
13.	Two loop controlled switching buck regulator	32
14.	Total State Control	36
15.	Buck-boost converter power stage	40
16.	Buck-boost converter power stage model: (a) during $T_{\mbox{ON}}$ and (b) during $T_{\mbox{OFF}}$	41
17.	Buck-boost converter power stage small signal state	47

Buck-boost converter power stage small signal equivalent circuit	48
Buck converter power stage	
Buck converter power stage model during: (a) $T_{ON}$ and (b) $T_{OFF}$	52
Buck converter power stage small signal state space model	57
Buck converter power stage small signal equivalent circuit	58
Boost converter power stage	60
Boost converter power stage models during : (a) $T_{ON}$ and (b) $T_{OFF}$	61
Boost converter power stage small signal state space model	66
Boost converter power stage small signal equivalent circuit	67
State space model of the buck regulator	70
Generalized Small Signal Model	72
Small signal equivalent circuit with $\hat{d} = 0 \dots$	
Small signal equivalent circuit with $\hat{v}_{I} = 0$	78
Buck regulator with feedforward used to obtain experimental results	84
Nonadaptive Feedforward Circuit	88
Adaptive feedforward implementation for a variable voltage supply	89
Buck regulator with feedforward used to obtain experimental results	93
Open loop transfer function measurements with single-stage input filter. (a) gain (b) phase margin	96
Two- stage input filter	98
	equivalent circuit  Buck converter power stage

See Program

1-12-13

The second secon

37.	Open loop transfer function measurements with two- stage input filter. (a) gain (b) phase margin.	. 99
38.	(a) Open loop gain at $V_I = 25v$ : Calculated values and measured values ( $\triangle$ ) without feedforward	103
38.	(b) Open loop phase margin at $V_t$ =25v: Calculated values and measured values ( $\triangle$ ) without feedforward	104
38.	(c) Open 1cop gain at $V_I$ =25v: Calculated values and measured values ( $\Delta$ ) with feedforward	105
38.	(d) Open loop phase margin at $V_I$ =25v: Calculated values and measured values( $\Delta$ ) with feedforward	106
39.	(a) Open loop gain at $V_I$ =30v: Calculated values and measured values ( $\Delta$ ) without feedforward	107
39.	(b) Open loop phase margin at $V_I$ =30v: Calculated values and measured values ( $\Delta$ ) without feedforward	108
39.	(c) Open loop gain at $V_I$ =30v: Calculated values and measured values ( $\Delta$ ) with feedforward	109
39.	(d) Open loop phase margin at $V_I = 30v$ : Calculated values and measured values ( $\Delta$ ) with feedforward	110
40.	(a) Open loop gain at $V_1 = 35v$ : Calculated values and measured values ( $\Delta$ ) without feedforward	111
40.	(b) Open loop phase margin at $V_I$ =35v: Calculated values and measured values ( $\triangle$ ) without feedforward	112
40.	(c) Open loop gain at $V_I = 35v$ : Calculated values and measured values (A) with feedforward	113
40.	(d) Open loop phase margin at $V_I = 35v$ : Calculated values and measured values ( $\Delta$ ) with feedforward	114
41.	(a) Open loop gain at $V_I = 40v$ : Calculated values and measured values ( $\Delta$ ) without feedforward	115
41.	(b) Open loop phase margin at V <sub>I</sub> =40v: Calculated values and measured values (Δ) without feedforward	116

41.	(c) Open loop gain at $V_I = 40v$ : Calculated values and measured values ( $\Delta$ ) with feedforward	117
41.	(d) Open loop phase margin at $V_I = 40v$ : Calculated values and measured values ( $\Delta$ ) with feedforward	118
42.	(a) Open loop gain at $V_1$ =25v: Calculated values and measured values ( $\triangle$ ) without feedforward	120
42.	(b) Open loop phase margin at $V_I$ =25v: Calculated values and measured values ( $\triangle$ ) without feedforward	121
42.	(c) Open loop gain at $V_I$ =25v: Calculated values and measured values ( $\triangle$ ) with feedforward	122
42.	(d) Open loop phase margin at $V_1 = 25v$ : Calculated values and measured values ( $\Delta$ ) with feedforward	123
43.	Measurement of audiosusceptibility $[\hat{v}_{o}(s)/\hat{v}_{x}(s)]$ with and without feedforward at $V_{I}$ =25v	126
44.	Audiosusceptibility with and without feedforward at V <sub>I</sub> =30v	127
45.	Audiosusceptibility with and without feedforward at $V_{\rm I}$ =35v	128
46.	Audiosusceptibility with and without feedforward at $V_{\rm I}$ =40v	129
47.	$H(s)$ of two stage input filter, with $R_3=0.2$ ohm .	132
48.	Z of two stage input filter, with $R_3=0.2 \text{ ohm}$	133
49.	Audiosusceptibility with and without feedforward at $V_{\rm I}$ =25v	134
50.	Audiosusceptibility with and without feedforward at $V_{\underline{I}} = 30v \dots \dots \dots \dots$	135
51.	• • • • • • • • • • • • • • • • •	136
52.	Audiosusceptibility with and without feedforward at $V_{\rm I}$ =40v	137
53.	$H(s)$ of two stage input filter, $R_s = 0.075$ ohm	138

-

Constant Constant

54.	Z of two stage input filter, R <sub>3</sub> =0.075 ohm	139
55.	Output impedance with and without feedforward (X) at $V_1 = 25v$	: 141
56.	Output impedance with and without feedforward (x) at $V_{\rm I}$ =30v	: 142
57.	Output impedance with and without feedforward (x) at $V_I$ =35v	
58.	Output impedance with and without feedforward (x) at $V_I = 40v$	
59.	Output voltage ripple (a) and input filter capacitor voltage (b) without feedforward	
60.	Output filter inductor current (a) and control voltage (b) without feedforward	149
61.	Output voltage ripple (a) and input filter capacitor voltage (b) with feedforward	150
62.	Output filter inductor current (a) and control voltage (b) with feedforward	151
63.	Output voltage without feedforward (a) and with feedforward (b)	153
64.	Output voltage without feedforward (a) and with feedforward (b)	156
65.	Output voltage (a) and output filter inductor current (b) without feedforward	158
66.	Output voltage (a) and output filter inductor current (b) with feedforward	159
67.	Nonadaptive feedforward circuit	170
68.	Flow chart for discrete simulation	172
68.	continued	173
68.	continued	174
68.	continued	175
60	continued	176

C

68.	continued	177
69.	(a) Output voltage during steady state operation.	180
69.	(b) Input filter inductor current during steady state operation	181
<b>69.</b>	(c) Input filter capacitor voltage during steady state operation	182
69.	(d) Output filter inductor current during steady state operation	183
69.	(e) Feedforward voltage during steady state operation	184
69.	(f) Control voltage during steady state operation	185
69.	(g) Voltage $e_{\mathbf{R}}$ during steady state operation	186
70.	(a) Output voltage simulation without feedforward	188
70.	(b) Input filter capacitor voltage simulation without feedforward	189
70.	(c) Output filter inductor current simulation without feedforward	190
70.	(d) Control voltage simulation without feedforward	191
71.	(a) Output voltage simulation with feedforward .	192
71.	(b) Input filter capacitor voltage simulation with feedforward	
71.	(c) Output filter inductor current simulation with feedforward	
71.	(d) Control voltage simulation with feedforward	195
72.	Measurement without feedforward: output voltage (a) and input filter capacitor voltage (b)	196
72.	Measurement without feedforward: output filter inductor current (c) and control voltage (d) .	197

Triple types

...

The state of the s

73.	Measurement with feedforward: output voltage (a) and input filter capacitor voltage (b)	
73.	Measurement with feedforward: output filter inductor current (c) and control voltage (d)	
74.	(a) Output voltage simulation without feedforward	202
74.	(b) Input filter capacitor voltage simulation without feedforward	203
74.	(c) Output filter inductor current simulation without feedforward	204
74.	(d) Control voltage simulation without feedforward	205
75.	(a) Output voltage simulation with feedforward .	206
75.	(b) Input filter capacitor voltage simulation with feedforward	1 207
75.	(c) Output filter inductor current simulation with feedforward	208
75.	(d) Control voltage simulation with feedforward	209
76.	Measured output voltage ripple without (a) and with (b) feedforward	210
77.	Notation regarding time $t_K$	218
78.	Flowchart for stability analysis	222
79.	Flowchart for calculating matrix $\psi$	225
79.	continued	226
79.	continued	227
79.	continued	228
80.	Eigenvalues without input filter	236
81.	Closed loop poles without input filter	237
82.	Eigenvalues with input filter, without feedforward	242

<b>83</b> .	Closed loop poles with input filter, without feedforward	243
84.	Eigenvalues with feedforward	246
85.	(a) Open loop gain: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =210 ohm .	249
85.	(b) Open loop phase margin: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =210 ohm	250
85.	(c) Open loop gain: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =240 ohm .	251
85.	(d) Open loop phase margin: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =240 ohm	252
85.	(e) Open loop gain: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =300 ohm .	253
85.	(f) Open loop phase margin: calculated values without feedforward, with $R_{\rm f2}$ =220 ohm and $R_{\rm f2}$ =300 ohm	254
86.	(a) Open loop gain: measured values without input filter, with (•) and without feedforward	259
86.	(b) Open loop phase margin: measured values without input filter, with (*) and without feedforward	
87.	Output voltage ripple without feedforward: (a) Y:0.2v/div X:5 msec/div. (b) Y:0.2v/div X:10 msec/div	262
88.	Output voltage ripple with feedforward: (a) Y:0.2v/div X:5 msec/div. (b) Y:0.2v/div X:10 msec/div	253
89.	Generalized small signal model for single loop control	270
90.	State space model of the buck-boost regulator	273
91.	Generalized small signal model	275
92.	Small signal equivalent circuit with d=0	277

\[ \frac{7}{2} \]

(maker)

4

93.	Small signal equivalent circuit with $\hat{\mathbf{v_I}} = 0$	279
94.	Schematic of a buck-boost regulator	285
95.	(a) Open loop gain: Calculated values without input filter, with (A) and without feedforward	287
95.	(b) Open loop phase margin: Calculated values without input filter, and (1) and without feedforward	288
96.	(a) Open loop gain: Measured values without input filter, with (*) and without feedforward	
96.	(b) Open loop phase margin: Measured values without input filter, with (•) and without feedforward	291

#### Chapter I

#### INTRODUCTION

Switching-mode dc-dc regulators are coming into increasing use as power supplies because of the significant reduction of weight, size and increase in equipment efficiency that can be attained. The dissipative regulators used earlier had the advantage of design simplicity, but suffer from low efficiency and higher weight due to the large transformer and filter needed to achieve the required voltage/current regulation.

Since the late sixties, the rapid expansion of the computer and communication industries and increasing complexity and sophistication of various systems necessitated the development of higher performance switched mode power supplies. The incentive for performance improvement prompted the initial development of multiple loop control schemes, such as the standardized control module (SCM) for dc-dc converters [2,7,8] and the current-injected control scheme [9]. The ever continuing search for performance improvement forms the underlying theme of this dissertation.

The work presented in this dissertation is mainly concerned with developing a control scheme to alleviate the problem brought about due to the use of an input filter in switching regulators. The switching regulator input current has a substantial ripple component at the switching frequency and this necessitates the use of an input filter to smooth the pulsating current drawn from the supply. ermore the input filter also serves to attenuate noise present in the supply voltage from being propagated through the regulator to the payload downstream. The presence of the input filter, however, often results in various performance difficulties such as loop instability, degradation of transient response, audiosusceptibility (closed loop input-togain) impedance characteristics output and output [3,4,5,6,10]. These problems are caused mainly by the interaction between the resonant peaking of the output impedance of the input filter and the regulator control loop. Conventional single-stage and two-stage input filters can be designed such that the peaking effect is minimized, however such a design is often accompanied with a penalty of weight and loss in the input filter [3,4,5,6,10]. This dissertation presents a different approach via a feedforward control scheme to mitigate the undesirable interaction between the input filter and the regulator control loop.

The concept of pole-zero cancellation is used, in this dissertation, to develop a novel feedforward control loop

that senses the input filter state variables and processes this information in a manner designed to cancel the detrimental effect of peaking of the output impedance of the input filter. The feedforward loop working in conjunction with the feedback loops developed earlier [2,7,8] constitute a total state control scheme that eliminates the interaction between the input filter and the regulator control loop. Employing the novel feedforward compensation scheme presented in this dissertation, a high performance converter together with an effective input filter design (minimum weight and loss) can be accomplished concurrently. A buck regulator employing a feedforward control loop working in conjunction with the feedback loops was used to obtain measurements that showed significant improvement in the following performance categories:

- Loop stability (open loop gain and phase margins);
- Audiosusceptibility;
- 3. Output impedance; and
- 4. Transient response.

In this dissertation the problem caused by input filter interaction and conventional input filter design techniques are discussed in Chapter 2 followed in Chapter 3 by the concept of pole-zero cancellation developed earlier [2,7,8]. Chapters 4 and 5 present the modeling of the power stage

with input filter and the implementation of the feedforward for a buck regulator respectively. Measurements of open loop gain and phase that confirm the analytical prediction of performance improvement using the feedforward scheme developed, are discussed in Chapter 6 along with other measurements of audiosusceptibility, output impedance and transient response. Chapter 7 presents experimental and analytical results pertaining to transient response while Chapter 8 discusses the use of the feedforward loop in stabilizing a regulator system made unstable due input filter interaction. Chapter 9 is concerned with extending the concept of feedforward compensation to other types of control and to other types of regulators i.e. the buck-boost regulators. Finally, Chapter 10 presents the conclusions and suggestions for future work.

#### Chapter II

## INPUT FILTER RELATED PROBLEMS AND CONVENTIONAL DESIGN TECHNIQUES

#### 2.1 INPUT FILTER RELATED PROBLEMS

An input filter is often required between a switching regulator and its power source. A buck type switching regulator with a single-stage input filter is shown in Figure 1. The regulator input current has a substantial pulsating current component at the switching frequency as a result of the opening and closing of the switch and this component should be prevented from being reflected back into the source; an input filter is required to provide high attenuation at switching frequency and thus smooth the current drawn from the source. The input filter also serves to isolate source voltage disturbances from being propagated to the switching regulator payload downstream.

A presumably well-designed input filter, satisfying the above mentioned requirements, when used with a switching regulator can often cause significant performance degradations [3,4,5,6,10]. This is due primarily to the complex interaction between the switching regulator control loop, the input filter and the regulator output filter [3,4,5,6,10].

#### ORIGINAL PAGE IS OF POOR QUALITY




Figure 1: Buck Converter with an Input Filter

The interaction between the control loop and the input filter is illustrated in Figure 2 . The switching regulator has been shown to have a nonlinear negative resistance, as illustrated in the figure,[3]. The input current  $i_r$  to the switching regulator is related nonlinearly to the input voltage  $e_r$  and the input resistance  $\frac{di_r}{de_r} = -\frac{i}{r}$ . Under certain conditions the input filter-switching regulator combination can become a negative resistance oscillator, producing large amplitude voltage excursions across capacitor C. When this happens serious degradation of regulator performance could occur, [3], including loss of stability.

The effect of the input filter is more clearly seen using a small signal model.

The averaging technique [1] is used to relate the low frequency modulation component of the source voltage and control signal to the corresponding frequency components of the converter output voltage. Using the continuous inductor current buck regulator with input filter of Figure 1, as an example, a small signal model using the dual-input describing function can be developed, as shown in Figure 3, [6]. In this model the effect of the input filter is characterized by the following two parameters: the forward transfer characteristic of the input filter H(s) and the output impedance of the input filter Z(s).

### ORIGINAL PAGE IS OF POOR QUALITY




Figure 2: Negative resistance oscillation.

#### ORIGINAL PAGE IS OF POOR QUALITY




Figure 3: Small-signal model using the dual-input describing function.

In Figure 1 the output filter is made up of  $R_{\ell}$ , L,  $R_{C}$  and C,  $R_{L}$  is the load resistance, D is the steady state duty cycle ratio D =  $T_{\rm on}/T$ ,  $V_{\rm I}$  and  $I_{\rm I}$  are the steady state regulator input voltage and current respectively, and the lower case letters with a caret above them denote modulation signals.

The small signal model of Figure 3 is used to illustrate briefly the complex interaction between the input filter, output filter and the control loop and the problems caused by the interaction. For detailed analysis please refer to [6].

## 2.1.1 <u>Input Filter Interaction -- Loop Stability and</u> Transient Response

The stability of a switching regulator can be examined by the open loop gain  $G_{\mathbf{T}}(s)$ :

$$G_{T}(s) = F_{C}(s)F_{p}(s)F_{E}(s)F_{M}(s)$$
 (2-1)

where  $F_C(s)F_p(s)$  is the duty cycle-to-output describing function  $\hat{v}_o/\hat{d}$ , and  $F_E(s)$ ,  $F_M(s)$  are the transfer functions of the error processor and the pulse modulator respectively. The peaking of the output impedance of the input filter Z(s) has the following effects:

(1) The duty-cycle power stage gain  $F_{\mathbb{C}}(s)$  includes the output impedance Z(s) --

$$F_{C}(s) = V_{I} - Z(s)I_{I} \quad or \quad (2-2)$$

$$F_{C}(s) = I_{I} \left[ \frac{\overline{V}_{I}}{I_{I}} - Z(s) \right]$$
 (2-3)

The first term in the brackets  $\frac{V_{\rm I}}{I_{\rm I}}$  is the negative input impedance of the regulator. At the input filter resonant frequency, Z(s) reaches a peak value and if this value is large enough the result could be a reduction in loop gain or even worse a negative duty cycle power stage gain  $F_{\rm C}(s)$ . Reduction in loop gain could lead to loop instability, whereas a negative  $F_{\rm C}(s)$  together with the negative feedback loop will result in a positive feedback unstable system.

(2) The power stage transfer function  $F_p(s)$  includes the output impedance Z(s) --

$$F_p(s) = \frac{[R_C + 1/sC]//R_L}{D^2Z(s) + Z_i(s)}$$
 where (2-4)

$$Z_{i}(s) = R_{\ell} + sL + [R_{C} + 1/sC]//R_{L}$$
 (2-5)  
= input impedance of the regulator.

Excessive Z(s) at the input filter resonant frequency can significantly reduce  $F_{\mathfrak{p}}(s)$ , and thus the loop gain.

Figures 4 [6], illustrate the effect of peaking of Z(s) on the duty cycle-to-output transfer function  $F_{\mathbb{C}}(s)F_{\mathbb{P}}(s)$  if an improperly designed input filter is employed.




Figure 4: Duty cycle-to-output voltage characteristic with and without input filter (a) gain (b) phase. (parameter values are as shown in Fig.1)

At the input filter resonant frequency the peaking of the output impedance Z(s) causes a sharp change in the gain and phase of the duty cycle-to-output transfer function. This could result in loop instability and degradation of transient response from a presumably well damped system to an oscillatory one; control of the peaking effect of the output impedance Z(s) is necessary to avoid these problems.

#### 2.1.2 <u>Input Filter Interaction--Audiosusceptibility and</u> Output Impedance

The audiosusceptibility refers to the switching regulator's ability to attenuate small signal sinusoidal disturbances present at the input so as not to affect the regulated output voltage. The audiosusceptibility performance is of considerable importance, as the regulator generally shares the input bus with other on-line equipment. The operation of this equipment generates noise voltages on the input line which must be attenuated by the closed-loop regulator so that operation of the various payloads at the regulator output will not be adversely affected. The audiosusceptibility is expressed in terms of the closed loop input-to-output transfer function  $G_{\mathbf{A}}(\mathbf{s})$ :

$$G_{A}(s) = \frac{v_{o}(s)}{v_{I}(s)} = \frac{F_{I}(s)F_{p}(s)}{1+F_{C}(s)F_{p}(s)F_{E}(s)F_{M}(s)} = \frac{F_{I}(s)F_{p}(s)}{1+G_{T}(s)}$$
 (2-6)

where  $F_I(s)=DH(s)=input$  voltage gain of the power stage.  $G_A(s)$  and thus the audiosusceptibility are affected by the resonant peaking of the output impedance Z(s) and of the forward transfer function of the input filter with the regulator disconnected H(s), because  $F_I(s)$  is a function of H(s) whereas  $F_C(s)$  and  $F_p(s)$  are functions of Z(s). The reduction of loop gain at the resonant frequency can thus severely degrade the audiosusceptibility. Figure 5 , [6], illustrates the audiosusceptibility of the buck regulator with and without an input filter.

The output impedance of the regulator should be small so that the regulator behaves like an ideal voltage source, however the output impedance is increased by the peaking of the output impedance of the input filter.

$$Z_{o}(s) = \frac{Z_{p}(s)}{1 + G_{m}(s)}$$
 (2-7)

where  $Z_p(s)$  is the output impedance of the power stage with the control loop open.

At the resonant frequency the output impedance of the regulator  $Z_{\mathbf{O}}(s)$  is increased. This is a consequence of the loss of loop gain  $G_{\mathbf{T}}(s)$  as a result of peaking.

original page 19 of poor quality




Figure 5: Audiosusceptibility with and without input filter.

(parameters values are as shown in Fig.1)

The peaking of H(s) and Z(s) of the input filter thus results in a reduction in the loop gain, this in turn affects stability, transient response, audiosusceptibility and the output impedance of the regulator.

A buck type switching regulator with a two stage input filter is shown in Figure 6 . Figure 7 , [6], shows the measured values of open loop gain and phase as a function of the frequency. ( The input filter damping resistance  $R_{\rm D}$  is not employed to purposely illustrate the effect of input filter interaction with the regulator control loop.) Significant changes in the open loop gain and phase characteristics at the resonant frequencies of both the first stage and the second stage of the input filter are observed, [6]. Thus it is seen that the peaking of the output impedance at resonant frequency of the two stage input filter can also cause serious performance degradation.

#### 2.2 <u>INPUT FILTER DESIGN CONSIDERATIONS</u>

The design of the input filter is made more complicated by the necessity of satisfying the following constraints, which result from the interaction between the input filter and the regulator control loop discussed in section 2.1:

 The amount of regulator switching current reflected back into the source should be limited (conducted interference requirement).

## ORIGINAL PAGE IS OF POOR QUALITY




Figure 6: Buck type switching regulator with a two stage input filter.

# ORIGINAL PAGE IS OF POOR QUALITY




Figure 7: Open loop gain and phase characteristics without the input filter damping resistance  $R_{
m D}$ . (parameter values used are as shown in Fig.6)

- 2. The peaking of the output impedance of the input filter Z(s) should be limited to a safe value to avoid significant loop gain reduction.
- 3. The peaking of the transfer function of the input filter H(s) should be limited to achieve a satisfactory rejection rate of audio signals propagating from input to output.
- 4. The input filter weight and energy loss should be limited to low values.
- 5. The Nyquist stability criterion has to be satisfied; thus the closed loop poles should be in the left half plane for stable operation -

$$|1 + F_{C}(s)F_{p}(s)F_{E}(s)F_{M}(s)| > 0$$

5. The closed-loop input-to-output transfer characteristic (audiosusceptibility) and transient response due to a sudden line/load change should not be degraded by a noticeable amount.

An input filter design that satisfies one constraint may often result in violating some other constraint. For example, an input filter design that limits performance degradation (degradation of stability, transient response and audiosusceptibility) often results in higher weight and increased losses in the input filter. A satisactory input filter design trades off one or more of the performance degradation design trades off one or more of the performance degradation.

radations for size, weight and loss. A near-to-optimal design thus requires many trial and error design attempts. Some of the conventional input filter design techniques are presented next.


#### 2.2.1 <u>Conventional Input Filter Design Techniques</u>

A single stage input filter as shown in Figure 8(a) can be designed to avoid performance degradation — but this would result in larger filter  $L_1$  and  $C_1$  thus resulting in weight and size increase. The filter is simple and commonly used but it cannot often satisfy the stringent requirement on audiosusceptibility without size/weight penalty. Resonant peaking of the filter of Figure 8(b), [3], is lowered by adding resistance R, but this lowers efficiency because the pulse current flowing through  $C_1$  increases losses. Another design uses a resistance R in parallel across  $C_1$ , [4], but this results in a large  $C_1$ .

The optimal design of a single stage input filter thus is rather difficult without tradeoff between performance degradations and the weight and loss limitations.

The degradation of the power stage transfer function  $F_p(s)$  due to peaking of Z(s) can be avoided if there is sufficient separation of the input filter resonance frequency  $\omega_1 = \frac{1}{\sqrt{L_1\,C_1}} \ \text{and} \ \text{the output filter resonant frequency}$ 

### ORIGINAL PAGE IS OF POOR QUALITY






Figure 8: Single-stage input filters

 $\omega_0 = \frac{1}{\sqrt{L\,C}} \ , \ [4,5,10]. \ \ \mbox{Figure 9 , [4,5,10], shows three possible combinations of } \omega_0 \ \ \mbox{and } \omega_1 \ . \ \mbox{Fp(s) is related to both}$  Z(s) and the input impedance of the regulator Z; (s) thus

$$F_p(s) = \frac{[R_C + 1/sC]//R_L}{D^2 z(s) + z_i(s)}$$
 (2-8)

where  $Z_i(s) = R_\ell + sL + [R_C + 1/sC]//R_L$ = input impedance of the regulator.

Z(s) and  $Z_i(s)$  peak at the frequencies  $\omega_0$  and  $\omega_1$  respectively. If the two resonance frequencies are the same as in Figure 9 then both Z(s) and Z;(s) peak at the same frequency and thus at that frequency the transfer function  $F_p(s)$  would be affected, i.e. reduced, to the maximum possible extent. Shifting the two frequencies  $\omega_{0}$  and  $\omega_{1}$  apart as shown in Figure 9 will result in reducing the effect of peaking on  $\mathbf{F}_{\mathbf{p}}(\mathbf{s})$ . Reducing  $\boldsymbol{\omega}_1$  would result in increasing the size and weight of the input filter. A high value of  $\omega$ , is desirable from the point of view of weight and size reduction but this can result in severe performance degradation -- from Figure 4 it is clear that the gain of the duty cycle-to-output transfer function  $F_{C}(s)F_{p}(s)$  decreases with increasing frequency and thus the effect of peaking of Z(s) on the gain of  $F_{C}(s)F_{p}(s)$  would be more pronounced if Z(s) peaks at a higherω,.




Figure 9: Interaction between output impedance Z(s) of input filter and input impedance Z (s) of regulator.

The reduction of the loop gain at higher input filter resonant frequency  $\omega_1$  often results in poor audiosusceptibility, oscillatory transient response or even an unstable system. The choice of  $\omega_1$  thus involves a trade off between meeting performance specifications and size/weight.

#### 2.2.2 An Optimal Configuration

A two-stage input filter configuration has been described, [3,6] and is shown in Figure 10 . The first stage consisting of  $L_1$ ,  $C_1$ ,  $R_3$  and  $R_1$  controls the resonant peaking of the filter. The second stage consisting of  $\mathbf{L}_2$ ,  $\mathbf{C}_2$  supplies most of the pulse current required by the regulator. As shown in the literature, [6], the two-stage input filter is capable of reducing H(s) and Z(s) at resonant frequency without significantly increasing weight and loss, unlike the single-stage input filter. Computer optimization techniques have been utilized to optimally design the two-stage filter[6]. It has been shown that the two-stage filter is much lighter than its single-stage counterpart under identical design const-Also it has been shown that for the same filter weight the single stage filter has a significantly higher peaking of H(s) and Z(s). Figure 11 shows the gain and phase of the duty cycle-to-output describing function of a power stage with a two stage input filter, [6].

#### ORIGINAL PAGE IS OF POOR QUALITY




Figure 10: Two-stage input filter.

#### ORIGINAL PAGE IS OF POOR QUALITY




Figure 11: Duty cycle-to-output describing function of power stage with two-stage input filter.

(parameter values used are as shown in Fig.1 with the following two-stage input filter parameters -- L<sub>1</sub>=232 microH R<sub>1</sub>=0.0276 ohm L<sub>2</sub>=77 microH R<sub>2</sub>=0.0119 ohm C<sub>1</sub>=160 microF R<sub>3</sub>=1.73 ohm C<sub>2</sub>=30 microF )

3

Figure 4 shows the gain and phase of the duty cycle-to-output describing function of a power stage with a single-stage input filter, and the two-stage filter of Figure 11 was designed to have the same weight as the single-stage input filter of Figure 4. Comparing the two figures the improvement in performance regarding the duty cycle-to-output transfer function is dramatic.

It can therefore be concluded that the two-stage filter provides the best compromise among the conflicting requirements of an input filter.

Limiting interaction between the input filter and the regulator control loop is possible with the addition of a feed-forward control loop. At this point it is important to emphasize that such a scheme is designed to eliminate the effect of peaking of the output impedance of the input filter Z(s), since the peaking of Z(s) interacts with the control loop. The forward transfer function H(s) does not interact with the regulator control loop, as is evident from Figure 3 and therefore the peaking of H(s) cannot be controlled in any way by adding a feedforward loop. The peaking of H(s) can only be controlled by proper filter design. In this dissertation a feedforward loop is implemented for a

switching buck regulator employing multiple control loops. The feedforward loop will be designed to cancel the detrimental effect of input filter interaction and thus improve the regulator performance and stability. The use of the feedforward control loop thus removes some of the conflicting design constraints mentioned above and makes an optimal input filter design more easily attainable.

#### 2.2.4 Objectives of Feedforward Loop Design

The proposed feedforward loop will be designed such that :

- It will eliminate input filter interaction with the regulator loop. This will result in improvement in stability margins, audiosusceptibility, output impedance and transient response of the regulator.
- 2. It will allow the input filter to be optimized. Some of the design constraints that make an optimal filter design difficult to attain are removed with the addition of feedforward.

3. It will eliminate equipment interaction. Figure 12 shows a switching regulator and its preregulator which may be a rectifier and a filter. The dynamic output impedance of the preregulator will interact with the switching regulator and may cause problems like loop instability, degradation of audiosuscepti-

bility, output impedance and transient response. The addition of a feedforward loop will eliminate such interaction, thus isolating the switching regulator from equipment upstream.




Figure 12: Interaction between the switching regulator and its preregulator.

#### Chapter III

# CONCEPT OF POLE-ZERO CANCELLATION USED IN TOTAL STATE CONTROL

#### 3.1 CONCEPT OF POLE-ZERO CANCELLATION.

The concept of pole-zero cancellation that was developed earlier [2,7,8] was implemented by feedback loops that sense the regulator output filter state variables and process this information to achieve better performance, and a control adaptive to filter parameter and load changes.

Figure 13 [2], shows a two-loop controlled switching buck regulator. The dc loop senses the converter output voltage and compares it with the referance voltage to generate a dc error signal for voltage regulation. The ac loop senses the ac voltage across the output filter inductor to generate an ac signal. Both ac and dc signals are processed through an operational amplifier summing junction to provide a total error signal at the output of the operational amplifier integrator. It is apparent that the error signal at the output of the integrator contains information regarding the output filter state variables -- the inductor current and the capacitor voltage.

#### ORIGINAL PAGE IS OF POOR QUALITY




Figure 13: Two loop controlled switching buck regulator.

It was shown, [2], that the feedback control loops when properly designed can provide complex zeros to cancel completely the complex poles presented by the low-pass output filter of the power stage: It was also shown that the feedback control loop has the ability to sense filter parameter changes and automatically provide pole-zero cancellation. To examine the adaptive nature of the control loops the open loop regulator transfer function  $G_{\mathbf{T}}(\mathbf{s})$  is used

$$G_{T}(s) = \frac{KZ(j\omega)}{sP(j\omega)}$$
 (3-1)

where K is a constant determined by the power stage and control loop parameters and

$$Z(j\omega) = 1 + j2z_1 \omega/\omega_{n1} - \omega^2/\omega_{n1}^2$$
 (3-2)

$$P(j\omega) = 1 + j2\zeta_2 \omega/\omega_{n2} - \omega^2/\omega_{n2}^2$$
 (3-3)

 $P(j\omega)$  has complex poles corresponding to the output filter and  $Z(j\omega)$  has complex zeros produced by the two loop feedback control.

$$\omega_{n1} = \sqrt{\frac{\alpha}{LC}}$$
 (3-4)

$$\omega_{n2} = \frac{1}{\sqrt{LC}} \tag{3-5}$$

$$\zeta_1 = \frac{\omega_{nl}}{2} \tau_z \tag{3-6}$$

$$\zeta_2 = \frac{\omega_{n2}}{2} (\frac{L}{R_L} + R_C C + R_{\ell} C)$$
 (3-7)

$$\alpha = \frac{R_4}{NR_Y} \tag{3-8}$$

$$\tau_z = (R_y + R_5)C_2 + \frac{L}{\alpha R_L}$$
 (3-9)

$$R_{Y} = \left[ (R_{1}/R_{2}) + R_{3} \right] \frac{(R_{1} + R_{2})}{R_{2}}$$
 (3-10)

L, C,  $R_\ell$  and  $R_C$  form the output filter as in Figure 13 . The control parameters can be chosen such that

$$\omega_{n1} = \omega_{n2} \tag{3-11}$$

$$\zeta_1 = \zeta_2 \tag{3-12}$$

thus resulting in

$$P(j\omega) = Z(j\omega) \tag{3-13}$$

and

$$G_{T}(s) = \frac{K}{s} \tag{3-14}$$

The open loop transfer function is of first order and is completely independent of output filter parameters. The adaptive nature of the control loop is apparent from the fact that the complex zeros imitate the change in the complex poles due to component tolerance, aging or temperature variations, thus preserving the pole-zero cancellation.

#### 3.2 TOTAL STATE CONTROL

The concept of pole-zero cancellation of the output filter characteristics led to the idea of using similar means to control the effect of peaking of the output impedance of the input filter. The objective of the work reported in this dissertation is thus to develop a feedforward loop that senses the input filter state variables and uses the information contained therein to eliminate the interaction between the input filter and the regulator control loop. Such a feedforward loop working in conjunction with existing feedback loops forms a total state control scheme, which is illustrated in Figure 14. The feedforward loop senses the input filter state variables and feeds this information to the error processor.

The other inputs to the error processor are the ac voltage across the output filter inductor and the output voltage - as shown in section 3.1 these contain information regarding the output filter state variables.

The pulse modulator thus has as its input information regarding the state variables of the output filter and also the input filter. The duty cycle signal d(t), which controls the switch in the power stage, is thus also affected by the input filter state variables. It is shown later in this dissertation, in Chapters 4 and 5, that the feedforward loop




Figure 14: Total State Control.

can be designed such that interaction between the input filter and the regulator is eliminated.

#### Chapter IV

#### MODELING OF THE POWER STAGE WITH INPUT FILTER

The first step in the design and analysis of the feedforward loop is to develop the small signal model of the
power stage with input filter for the buck-boost, buck and
boost type of switching regulators, using the averaging
technique, [1]. The modeling is carried out in the continuous conduction operating mode, in which the inductor current
is always nonzero. This mode is the prevalent operating mode
for most dc-dc converters. The discontinuous conduction operating mode in which the inductor current is zero for some
time during the cycle occurs at light loads and is seldom
used as the intended design at full load.

The modeling is carried out in the following steps --

- 1. State space equation formulation during  $T_{
  m ON}$  and  $T_{
  m OFF}$ .
- 2. State space averaging and perturbation.
- Linearization and derivation of the small signal equations and the small signal equivalent circuit and state space model.

4.1 BUCK-BOOST CONVERTER SMALL SIGNAL MODEL DERIVATION

The buck-boost converter is shown in Figure 15 . In the buck-boost converter shown the input filter is composed of  $R_{L1}$ , L1,  $R_{C1}$  and C1. The load is represented by  $R_L$  while  $V_I$  and  $V_0$  are the input and output voltages respectively. During  $T_{ON}$ , the switch S is on and the circuit as shown in Figure 16 (a).

The equations describing the circuit are

$$i_{p} = \frac{N_{p}}{L_{p}} \phi \qquad \phi = \text{flux in core} \qquad (4-1)$$

$$\frac{di_{LI}}{dt} = \frac{i_{LI}}{LI} \left(-R_{LI} - R_{CI}\right) + \frac{R_{CI}}{LI} \frac{N_{P}}{L_{P}} \phi - \frac{v_{CI}}{LI} + \frac{v_{I}}{LI}$$
 (4-2)

$$\frac{d\phi}{dt} = \frac{v_{C1}}{N_{p}} + \frac{R_{C1}}{N_{p}} i_{L1} - \frac{\phi}{L_{p}} (R_{C1} + R_{p})$$
 (4-3)

$$\frac{\mathrm{d}v_{\mathrm{Cl}}}{\mathrm{d}t} = \frac{i_{\mathrm{Ll}}}{\mathrm{Cl}} - \frac{N_{\mathrm{P}}}{\mathrm{ClL_{\mathrm{p}}}} \phi \tag{4-4}$$

$$\frac{\mathrm{d}v_{\mathrm{C}}}{\mathrm{d}t} = \frac{-v_{\mathrm{C}}}{\mathrm{C}(R_{\mathrm{L}} + R_{\mathrm{C}})} \tag{4-5}$$

$$v_0 = \frac{R_L v_C}{R_C + R_L} \qquad (4-6)$$

#### ORIGINAL PAGE 19 OF POOR QUALITY





Figure 15: Buck-boost converter power stage.

Part California

## original page is of poor quality






Figure 16: Buck-boost converter power stage model: (a) during  $T_{\mbox{OFF}}$ .

During  $T_{\mathrm{OFF}}$  the switch S is off and the circuit is as shown in Figure 16 (b).

The equations describing the circuit are

$$I_{S} = \frac{N_{S}}{L_{S}} \phi \tag{4-7}$$

$$\frac{di_{L1}}{dt} = \frac{i_{L1}}{L1} \left( -R_{L1} - R_{C1} \right) - \frac{v_{C1}}{L1} + \frac{v_{I}}{L1}$$
 (4-8)

$$\frac{d\phi}{dt} = \frac{-(R_S R_C + R_S R_L + R_C R_L)\phi}{L_S (R_C + R_L)} - \frac{R_L v_C}{N_S (R_C + R_L)}$$
(4-9)

$$\frac{\mathrm{dv}_{\mathrm{C1}}}{\mathrm{C1}} = \frac{\mathrm{i}_{\mathrm{L1}}}{\mathrm{C1}} \tag{4-10}$$

$$\frac{\mathrm{d}v_{\mathrm{C}}}{\mathrm{d}t} = \frac{N_{\mathrm{S}}R_{\mathrm{L}}\phi}{CL_{\mathrm{S}}(R_{\mathrm{C}} + R_{\mathrm{L}})} - \frac{v_{\mathrm{C}}}{C(R_{\mathrm{C}} + R_{\mathrm{L}})}$$
(4-11)

$$v_0 = \frac{R_L v_C}{R_C + R_L} + \frac{R_C R_L N_S \phi}{L_S (R_C + R_L)}$$
 (4-12)

The following vectors are defined

$$\mathbb{E} = \begin{bmatrix} \mathbf{i}_{L1} \\ \phi \\ \mathbf{v}_{C1} \\ \mathbf{v}_{C} \end{bmatrix} \qquad \underline{\mathbf{u}} = [\mathbf{v}_{\mathbf{I}}] \tag{4-13}$$

resulting in the following state space equations

where

$$A_{1} = \begin{bmatrix} -\frac{(R_{L,1} + R_{C1})}{L1} & \frac{R_{C1}N_{p}}{L1L_{p}} & \frac{-1}{L1} & 0 \\ \frac{R_{C1}}{N_{p}} & \frac{-(R_{C1} + R_{p})}{L_{p}} & \frac{1}{N_{p}} & 0 \\ \frac{1}{C1} & \frac{-N_{p}}{C1L_{p}} & 0 & 0 \\ 0 & 0 & 0 & \frac{-1}{C(R_{L} + R_{C})} \end{bmatrix}$$
(4-15)

$$A_{2} = \begin{bmatrix} -\frac{(R_{L1} + R_{C1})}{L1} & 0 & \frac{-1}{L1} & 0 \\ 0 & \frac{-R_{1}}{V_{S}} & 0 & \frac{-R_{L}}{N_{S}(R_{C} + R_{L})} \\ \frac{1}{C1} & 0 & 0 & 0 \\ 0 & \frac{N_{S}R_{L}}{CL_{S}(R_{C} + R_{L})} & 0 & \frac{-1}{C(R_{C} + R_{L})} \end{bmatrix}$$

$$(4-16)$$

$$B_1 = \begin{bmatrix} \frac{1}{L1} & 0 & 0 & 0 \end{bmatrix}^T \tag{4-17}$$

$$B_{2} = B_{1}$$
 (4-18)

$$C_1 = \begin{bmatrix} 0 & 0 & 0 & \frac{R_L}{R_C + R_L} \end{bmatrix}$$
 (4-19)

$$c_2 = \left[ 0 \quad \frac{R_C R_L N_S}{L_S (R_C + R_L)} \quad 0 \quad \frac{R_L}{R_C + R_L} \right]$$
 (4-20)

$$R_{1} = \frac{R_{S}R_{C} + R_{S}R_{L} + R_{C}R_{L}}{R_{C} + R_{T}}$$
 (4-21)

The state space averaged model over the entire period T is

$$\frac{\dot{x}}{\dot{x}} = [dA_1 + d'A_2] \underline{x} + [dB_1 + d'B_2] \underline{u}$$

$$y = [dC_1 + d'C_2] \underline{x}$$
(4-22)

where  $d = duty cycle ratio = T_{ON}/(T_{ON}+T_{OFF})$ 

$$d' = 1-d$$
 (4-23)

The state space averaged model is perturbed thus -

$$d = D + \hat{d}$$

$$d' = D' - \hat{d}$$

$$\underline{u} = \underline{u} + \hat{\underline{u}}$$

$$\underline{y} = \underline{y} + \hat{\underline{y}}$$

$$\underline{x} = X + \hat{x}$$

$$(4-24)$$

Assuming that the perturbation is small

$$\frac{\hat{d}}{-} << 1, \frac{\hat{x}}{-} << 1$$
 etc. leads to the following small D  $\frac{\hat{x}}{-}$ 

signal linearized model

$$\underline{O} = [DA_{1} + D'A_{2}] \underline{X} + [DB_{1} + D'B_{2}] V_{I}$$

$$V_{O} = [DC_{1} + D'C_{2}] \underline{X}$$

$$\frac{\hat{X}}{\hat{X}} = [DA_{1} + D'A_{2}] \hat{X} + [DB_{1} + D'B_{2}] \hat{V}_{I}$$

$$+ [A_{1} - A_{2}) \underline{X} + (B_{1} - B_{2} V_{I}] \hat{d}$$

$$\hat{V_{O}} = [C_{1} - C_{2}] \underline{X} \hat{d} + [DC_{1} + D'C_{2}] \hat{X}$$
(4-25)

#### Defining

$$A = DA_{1} + D'A_{2}$$

$$B = DB_{1} + D'B_{2}$$

$$C = DC_{1} + D'C_{2}$$
(4-26)

results in

$$\frac{\dot{\hat{x}}}{\dot{\hat{x}}} = A \, \frac{\hat{x}}{\hat{x}} + B \, \hat{v}_{I} + [A_{1} - A_{2}) \, \underline{x} + (B_{1} - B_{2}) \, V_{I}] \, \hat{d}$$

$$\hat{v_{0}} = [C_{1} - C_{2}] \, \underline{x} \, \hat{d} + C \, \hat{\underline{x}}$$
(4-27)

Using Laplace transforms results in

$$\hat{\underline{x}}(s) = [SI - A]^{-1}B \hat{v_{I}}(s) 
+ [SI - A]^{-1}[(A_{1} - A_{2}) \underline{x} + (B_{1} - B_{2}) V_{I}] \hat{d}(s)$$

$$\hat{v}_{0}(s) = [C_{1} - C_{2}] \underline{x} \hat{d}(s) + C \hat{\underline{x}}(s)$$
(4-28)

The state space model is derived from the two equations above, and is shown in Figure 17.

To derive the small signal equivalent circuit, it is first necessary to use the equation for  $\hat{v}_0$  to substitute for  $\hat{v}_0$  in terms of  $\hat{v}_0$ , in the small signal equations described above. Simplifying, the four equations are obtained

$$\hat{\mathbf{v}}_{I} = (\mathbf{R}_{C1} + \mathbf{R}_{L1}) \frac{1}{L_{L}} - \frac{\mathbf{R}_{C1} \mathbf{N}_{P} \mathbf{D}}{\mathbf{L}_{P}} \hat{\phi} + \mathbf{L} \mathbf{1} \frac{d \hat{\mathbf{I}}_{L1}}{d t}$$

$$+ \hat{\mathbf{v}}_{C1} - \frac{\mathbf{R}_{C1} \mathbf{N}_{P}}{\mathbf{L}_{P}} \hat{\phi} \hat{\mathbf{d}}$$

$$C \mathbf{1} \frac{d \hat{\mathbf{v}}_{C1}}{d t} = \hat{\mathbf{I}}_{L1} - \frac{D \mathbf{N}_{P}}{\mathbf{L}_{P}} \hat{\phi} - \frac{\mathbf{N}_{P}}{\mathbf{L}_{P}} \hat{\phi} \hat{\mathbf{d}}$$
(4-29)

$$c \frac{d\hat{v_C}}{dt} = \frac{D^*N_S}{L_S} \hat{\phi} - \frac{\hat{v_O}}{R_L} - \frac{N_S}{L_S} \hat{\phi} \hat{d}$$
 (4-31)

$$\frac{\hat{\mathbf{v}_{C1}}^{N}_{S}}{N_{P}} = \frac{N_{S}d\hat{\phi}}{dt} - \frac{R_{C1}N_{S}D}{N_{P}} \hat{\mathbf{i}_{L1}} + \frac{DR_{C1}N_{S}}{L_{P}} \hat{\phi}$$

$$+ \frac{R_{S}N_{S}}{L_{S}} \hat{\phi} + \frac{DD'R_{C}R_{L}N_{S}}{L_{S}(R_{C} + R_{L})} \hat{\phi} + D'\hat{\mathbf{v}_{O}}$$

$$- \frac{R_{C1}I_{L1}N_{S}}{N_{P}} \hat{\mathbf{d}} + \frac{R_{C1}\hat{\mathbf{d}}\phi N_{S}}{L_{P}} - \hat{\mathbf{d}} \hat{\mathbf{v}_{O}}$$

$$- \frac{R_{C}R_{L}N_{S}\phi\hat{\mathbf{d}}(D - D')}{L_{S}(R_{C} + R_{L})} - \frac{\mathbf{v}_{C1}N_{S}}{N_{P}} \hat{\mathbf{d}}$$

$$- \frac{R_{C}R_{L}N_{S}\phi\hat{\mathbf{d}}(D - D')}{L_{S}(R_{C} + R_{L})} - \frac{\mathbf{v}_{C1}N_{S}}{N_{D}} \hat{\mathbf{d}}$$

# ORIGINAL PAGE IS OF POOR QUALITY





Figure 17: Buck-boost converter power stage small signal state space model

ORIGINAL PAGE TO OF POOR QUALITY



$$R = \frac{DD^{\dagger}R_{C1}L_{S}}{L_{P}} + \frac{DD^{\dagger}R_{C}R_{L}}{R_{C} + R_{L}} + R_{S}$$

$$V_{1} = \left[\frac{R_{C1}L_{L1}N_{S}}{N_{P}} - \frac{R_{C1}LL_{S}}{L_{P}} + \frac{R_{C}R_{L}L(D - D^{\dagger})}{(R_{C} + R_{L})} + \frac{V_{C1}N_{S}}{N_{P}} + V_{O}\right]$$

Figure 18: Buck-boost converter power stage small signal equivalent circuit

Using a fictitious current i described by

1

$$L_{S}i = N_{S}\phi \tag{4-33}$$

an equivalent circuit can be made up that is described by the four equations given above. This circuit will use the current i flowing through  $L_{\rm S}$  and it is thus the small signal equivalent circuit for the buck-boost converter, as shown in Figure 18.

#### 4.2 BUCK CONVERTER SMALL SIGNAL MODEL DERIVATION

The procedure used in deriving the small signal model for the buck converter is exactly similar to that used for the buck-boost converter. The buck converter is shown in Figure 19.

During  $T_{\mbox{\scriptsize ON}}$  the switch S is on and the circuit is as shown in Figure 20 (a).

The equations describing the circuit are

$$\frac{di_{L1}}{dt} = \frac{-(R_{L1} + R_{C1})}{L1} i_{L1} + \frac{R_{C1}}{L1} i_{L} - \frac{v_{C1}}{L1} + \frac{v_{T}}{L1}$$
(4-34)

$$\frac{di_{L}}{dt} = \frac{R_{C1}}{L} i_{L1} - \frac{R_{1}}{L} i_{L} + \frac{v_{C1}}{L} - \frac{R_{L}v_{C}}{L(R_{C} + R_{L})}$$
 (4-35)

$$\frac{\mathrm{d}\mathbf{v}_{C1}}{\mathrm{d}t} = \frac{\mathbf{i}_{L1}}{\mathrm{C1}} - \frac{\mathbf{i}_{L}}{\mathrm{C1}} \tag{4-36}$$

$$\frac{dv_{C}}{dt} = \frac{R_{L}i_{L}}{C(R_{C} + R_{L})} - \frac{v_{C}}{C(R_{C} + R_{L})}$$
(4-37)

$$v_{0} = \frac{R_{L}R_{C}^{1}L}{R_{L} + R_{C}} + \frac{R_{L}v_{C}}{R_{L} + R_{C}}$$
 (4-38)

During  $T_{\mathrm{OFF}}$ , the switch S is off, and the circuit is shown in Figure 20 (b). The equations describing the circuit are

$$\frac{di_{L1}}{dt} = \frac{-(R_{L1} + R_{C1})}{L1} i_{L1} - \frac{v_{C1}}{L1} + \frac{v_{I}}{L1}$$
 (4-39)

$$\frac{di_{L}}{dt} = \frac{-R_{2}i_{L}}{L} - \frac{R_{L}v_{C}}{L(R_{T} + R_{C})}$$
 (4-40)

$$\frac{\mathrm{d}v_{\mathrm{Cl}}}{\mathrm{dt}} = \frac{i_{\mathrm{Ll}}}{\mathrm{Cl}} \tag{4-41}$$

$$\frac{\mathrm{dv}_{\mathrm{C}}}{\mathrm{dt}} = \frac{R_{\mathrm{L}} i_{\mathrm{L}}}{C(R_{\mathrm{L}} + R_{\mathrm{C}})} - \frac{v_{\mathrm{C}}}{C(R_{\mathrm{L}} + R_{\mathrm{C}})}$$
(4-42)

$$v_{0} = \frac{R_{L}R_{C}^{i}L}{R_{L} + R_{C}} + \frac{R_{L}v_{C}}{R_{L} + R_{C}}$$
 (4-43)

$$R_2 = R_{g} + \frac{R_{c}R_{L}}{R_{c} + R_{g}}$$
 (4-44)

$$R_1 = R_{C1} + R_{\ell} + \frac{R_C R_L}{R_C + R_L}$$
 (4-45)

The following vectors are defined

Original page 18 Of Poor Quality





Figure 19: Buck converter power stage.






Figure 20: Buck converter power stage model during: (a)  $\mathbf{T_{ON}}$  and (b)  $\mathbf{T_{OFF}}.$ 

resulting in the following state space equation

$$\frac{T_{ON}}{\dot{x} = A_1 \times + B_1 u} \qquad \frac{\dot{z} = A_2 \times + B_2 u}{\dot{x} = C_2 \times} \qquad (4-47)$$

$$y = C_1 \times y = C_2 \times y$$

where

$$A_{1} = \begin{bmatrix} \frac{-(R_{L1} + R_{C1})}{L1} & \frac{R_{C1}}{L1} & \frac{-1}{L1} & 0 \\ \frac{R_{C1}}{L} & \frac{-R_{1}}{L} & \frac{1}{L} & \frac{-R_{L}}{L(R_{C} + R_{L})} \\ \frac{1}{C1} & \frac{-1}{C1} & 0 & 0 \\ 0 & \frac{R_{L}}{C(R_{L} + R_{C})} & 0 & \frac{-1}{C(R_{L} + R_{C})} \end{bmatrix}$$
(4-48)

$$A_{2} = \begin{bmatrix} -\frac{(R_{L,1} + R_{C1})}{L1} & 0 & \frac{-1}{L1} & 0 \\ 0 & \frac{-R_{2}}{L} & 0 & \frac{-R_{L}}{L(R_{C} + R_{L})} \\ \frac{1}{C1} & 0 & 0 & 0 \\ 0 & \frac{R_{L}}{C(R_{L} + R_{C})} & 0 & \frac{-1}{C(R_{L} + R_{C})} \end{bmatrix}$$

$$(4-49)$$

$$B_1 = \begin{bmatrix} \frac{1}{LL} & 0 & 0 & 0 \end{bmatrix}^T \tag{4-50}$$

$$B_2 = B_1$$
 (4-51)

$$C_1 = \begin{bmatrix} 0 & \frac{R_L R_C}{R_L + R_C} & 0 & \frac{R_L}{R_L + R_C} \end{bmatrix}$$
 (4-52)

$$C_2 = C_7$$
 (4-53)

The state space averaged model over the entire period T is

$$\dot{\mathbf{x}} = [dA_1 + d'A_2]\underline{\mathbf{x}} + [dB_1 + d'B_2]\underline{\mathbf{u}}$$
 (4-54)  
 $\underline{\mathbf{y}} = [dC_1 + d'C_2]\underline{\mathbf{x}}$ 

where  $d = duty cycle ratio = T_{ON}/(T_{ON}+T_{OFF})$ 

$$d' = 1 - d$$
 (4-55)  
 $T = T_{ON} + T_{OFF}$ 

The state space averaged model is perturbed and linearized in exactly the same way as for the buck-boost converter. The resulting small signal linearized model is

$$\underline{\hat{\mathbf{Q}}} = [DA_1 + D'A_2]\underline{x} + [DB_1 + D'B_2]V_{\underline{I}}$$

$$\underline{\hat{\hat{\mathbf{X}}}} = [DA_1 + D'A_2]\underline{\hat{\mathbf{X}}} + [DB_1 + D'B_2]\hat{\mathbf{V}}_{\underline{I}}$$

$$+ [(A_1 - A_2)\underline{x} + (B_1 - B_2)V_{\underline{I}}]\hat{\mathbf{d}}$$

$$V_0 = [DC_1 + D'C_2]\underline{x}$$

$$\hat{\mathbf{V}}_0 = [C_1 - C_2]\underline{x}\hat{\mathbf{d}} + [DC_1 + D'C_2]\hat{\mathbf{x}}$$

Defining

$$A = DA_1 + D'A_2$$
 $B = DB_1 + D'B_2$ 
 $C = DC_1 + D'C_2$ 
(4-57)

results in

$$\frac{\hat{x}}{\hat{x}} = A\hat{x} + B\hat{v}_{1} 
+ [(A_{1} - A_{2})X + (B_{1} - B_{2})V_{1}]\hat{d} 
\hat{v}_{0} = [c_{1} - c_{2}]X\hat{d} + c\hat{x}$$
(4-58)

Using Laplace transforms gives

$$\frac{\hat{x}(s)}{\hat{x}(s)} = [SI - A]^{-1}B \hat{v_1}(s)$$

$$+ [SI - A]^{-1}[(A_1 - A_2)\underline{x} + (B_1 - B_2)V_1]\hat{d}(s) \qquad (4-59)$$

$$v_0(s) = [c_1 - c_2]\underline{x} \hat{d}(s) + c \hat{x}(s)$$

The state space model is derived from the above two equations and is shown in Figure 21.

The procedure for deriving the small signal equivalent circuit is exactly similar to the one used for the buck-boost converter. The four equations that result are

$$\hat{v_{I}} = (R_{LI} + R_{CI})\hat{i_{LI}} - DR_{CI}\hat{i_{L}} + LI\frac{d\hat{i_{LI}}}{dt}$$

$$+ \hat{v_{CI}} - R_{CI}\hat{i_{L}}\hat{d}$$

$$D\hat{v_{CI}} = (DR_{CI} + R_{\ell})\hat{i_{L}} - DR_{CI}\hat{i_{LI}} + \hat{v_{O}}$$

$$+ L\frac{d\hat{i_{L}}}{dt} - (R_{CI}\hat{i_{LI}} - R_{CI}\hat{i_{L}} + V_{CI})\hat{d}$$

$$(4-61)$$

$$c_{1}\frac{d\hat{v_{c1}}}{dt} = \hat{i_{L1}} - D\hat{i_{L}} - \hat{d}I_{L}$$
 (4-62)

$$C \frac{d\hat{v_C}}{dt} = \hat{I_L} - \frac{\hat{v_O}}{R_t}$$
 (4-63)

The small signal equivalent circuit is described by the four equations above, as in the buck-boost converter, and is shown in Figure 22.

#### 4.3 BOOST CONVERTER SMALL SIGNAL MODEL DERIVATION

The procedure used in deriving the small signal model for the boost converter is exactly similar to that used for the buck-boost converter. The boost converter is shown in Figure 23.

During  $T_{\rm ON}$ , the switch S is on, and the resulting circuit is shown in Figure 24 (a).

The equations describing the circuit are

$$\frac{di_{L1}}{dt} = \frac{-(R_{L1} + R_{C1})}{L1} i_{L1} + \frac{R_{C1}}{L1} i_{L} - \frac{v_{C1}}{L1} + \frac{v_{T}}{L1}$$
(4-64)

$$\frac{\mathrm{d}\mathbf{v}_{CI}}{\mathrm{d}\mathbf{t}} = \frac{\mathbf{i}_{LI}}{\mathrm{CI}} - \frac{\mathbf{i}_{L}}{\mathrm{CI}} \tag{4-65}$$

$$\frac{di_{L}}{dt} = \frac{R_{C1}}{L} i_{L1} - \frac{(R_{C1} + R_{g})}{L} i_{L} + \frac{v_{C1}}{L}$$
 (4-66)

$$\frac{dv_C}{dt} = \frac{-v_C}{C(R_C + R_L)} \tag{4-67}$$

$$v_0 = \frac{v_C^R L}{R_C + R_T}$$
 (4-68)





Figure 21: Buck converter power stage small signal state space model.



$$V_1 = V_{C1} - D'R_{C1}I_L + R_{C1}I_{L1}$$

**\*** 

Figure 22: Buck converter power stage small signal equivalent circuit.

During  $T_{\mathrm{OFF}}$  the switch S is off and the resulting circuit is shown in Figure 24 (b).

The equations describing the circuit are

$$\frac{di_{L1}}{dt} = \frac{-(R_{L1} + R_{C1})}{L1} i_{L1} + \frac{R_{C1}}{L1} i_{L} - \frac{v_{C1}}{L1} + \frac{v_{I}}{L1}$$
(4-69)

$$\frac{\mathrm{dv}_{\mathrm{Cl}}}{\mathrm{dt}} = \frac{i_{\mathrm{Ll}}}{\mathrm{Cl}} - \frac{i_{\mathrm{L}}}{\mathrm{Cl}} \tag{4-70}$$

$$\frac{di_{L}}{dt} = \frac{R_{C1}}{L} i_{L1} - \frac{i_{L}}{L} (R_{C1} + R_{g} + \frac{R_{C}R_{L}}{R_{C} + R_{L}})$$
 (4-71)

$$-\frac{{}^{\mathbf{R}_{\mathbf{L}}\mathbf{v}_{\mathbf{C}}}}{{}^{\mathbf{L}(\mathbf{R}_{\mathbf{C}}+\mathbf{R}_{\mathbf{I}})}}+\frac{{}^{\mathbf{v}_{\mathbf{C}\mathbf{I}}}}{{}^{\mathbf{L}}}$$

$$\frac{dv_{C}}{dt} = \frac{R_{L}i_{L}}{C(R_{C} + R_{T})} - \frac{v_{C}}{C(R_{C} + R_{T})}$$
 (4-72)

$$v_{0} = \frac{R_{C}R_{L}}{R_{C} + R_{L}} I_{L} + \frac{R_{L}v_{C}}{R_{C} + R_{L}}$$
 (4-73)

The following vectors are defined

П

$$\underline{\mathbf{x}} = \begin{bmatrix} \mathbf{i}_{L1} \\ \mathbf{i}_{L} \\ \mathbf{v}_{C1} \\ \mathbf{v}_{C} \end{bmatrix} \qquad \underline{\mathbf{u}} = [\mathbf{v}_{\mathbf{I}}]$$

$$\underline{\mathbf{y}} = [\mathbf{v}_{\mathbf{0}}] \qquad (4-74)$$

resulting in the following state space equations.





Figure 23: Boost converter power stage

# Original page is of poor quality






Figure 24: Boost converter power stage models during : (a)  $\rm T_{ON}$  and (b)  $\rm T_{OFF}$  .

where

$$A_{1} = \begin{bmatrix} \frac{-(R_{L1} + R_{C1})}{L1} & \frac{R_{C1}}{L1} & \frac{-1}{L1} & 0 \\ \frac{R_{C1}}{L} & \frac{-(R_{C1} + R_{\ell})}{L} & \frac{1}{L} & 0 \\ \frac{1}{C1} & \frac{-1}{C1} & 0 & 0 \\ 0 & 0 & 0 & \frac{-1}{C(R_{C} + R_{L})} \end{bmatrix}$$

$$(4-76)$$

$$A_{2} = \begin{bmatrix} \frac{-(R_{L1} + R_{C1})}{L1} & \frac{R_{C1}}{L1} & \frac{-1}{L1} & 0 \\ \frac{R_{C1}}{L} & \frac{-R_{1}}{L} & \frac{1}{L} & \frac{-R_{L}}{L(R_{C} + R_{L})} \\ \frac{1}{C1} & \frac{-1}{C1} & 0 & 0 \\ 0 & \frac{R_{L}}{C(R_{C} + R_{L})} & 0 & \frac{-1}{C(R_{C} + R_{L})} \end{bmatrix}$$

$$(4-77)$$

$$R_{1} = R_{C1} + R_{2} + \frac{R_{C}R_{L}}{R_{C} + R_{T}}$$
 (4-78)

$$B_{1} = \begin{bmatrix} \frac{1}{L1} & 0 & 0 & 0 \end{bmatrix}^{T} \tag{4-79}$$

$$B_2 = B_1$$
 (4-80)

$$c_1 = \begin{bmatrix} 0 & 0 & 0 & \frac{R_L}{R_C + R_L} \end{bmatrix}$$
 (4-81)

$$c_2 = \left[ \begin{array}{cccc} 0 & \frac{R_L R_C}{R_L + R_C} & 0 & \frac{R_L}{R_C + R_L} \end{array} \right]$$
 (4-82)

The state space averaged model over the entire period T is

$$\frac{\dot{x}}{\dot{x}} = \left[ \frac{dA_1 + d'A_2}{x} + \left[ \frac{dB_1 + d'B_2}{y} \right] \underline{u} \right]$$

$$\underline{y} = \left[ \frac{dC_1 + d'C_2}{x} \right] \underline{x}$$
(4-83)

where d = duty cycle ratio =  $T_{ON}/(T_{ON}+T_{OFF})$ 

$$d' = 1 - d$$

$$T = T_{ON} + T_{OFF}$$
(4-84)

The state space averaged model is perturbed and linearized in exactly the same way as for the buck-boost converter. The resulting small signal linearized model is

$$\underline{\hat{x}} = A \underline{\hat{x}} + B \nabla_{\underline{I}}$$

$$\underline{\hat{x}} = A \underline{\hat{x}} + B \nabla_{\underline{I}}$$

$$+ [(A_1 - A_2) \underline{X} + (B_1 - B_2) \nabla_{\underline{I}}] \hat{d}$$
(4-85)

$$V_0 = C \underline{X} \tag{4-86}$$

$$\hat{v_0} = [c_1 - c_2] \underline{x} \hat{d} + C \underline{\hat{x}}$$
 (4-87)

where  $A = DA_1 + D'A_2$ 

$$B = DB_1 + D^*B_2$$
 (4-88)

$$c = DC_1 + D^*C_2$$

Using Laplace transforms gives

$$\frac{\hat{x}(s)}{*} = [SI - A]^{-1} B \hat{v_{I}}(s)$$

$$+ [SI - A]^{-1} [(A_{I} - A_{2})\underline{x} + (B_{I} - B_{2})V_{I}]\hat{d}(s)$$

$$\hat{v_{0}}(s) = [C_{I} - C_{2}]\underline{x} \hat{d}(s) + C\hat{x}(s)$$

$$(4-89)$$

The state space model is derived from the above two equations and is shown in Figure 25.

The procedure for deriving the small signal equivalent circuit is exactly similar to the one used for the buck-boost converter. The four equations that result are --

$$LL\frac{dL_{L1}^{2}}{dt} = -(R_{L1} + R_{C1})\hat{L} + R_{C1}\hat{L} - v_{C1}^{2} + v_{T}^{2}$$
 (4-90)

$$L \frac{d\hat{i}_{L}}{dt} = R_{C1}\hat{i}_{L1} - (R_{C1} + R_{g})\hat{i}_{L} - DD' \frac{R_{C}R_{L}}{R_{C} + R_{L}}\hat{i}_{L} \qquad (4-91)$$

+ 
$$\hat{v_{C1}} - \hat{v_{O}} + \frac{R_C R_L I_L \hat{d} (D - D')}{R_C + R_L} + v_O \hat{d}$$

$$C_{1} \frac{dv_{CI}}{dt} = \hat{i}_{L1} - \hat{i}_{L}$$
 (4-92)

$$C \frac{d\hat{v_C}}{dt} = D'\hat{i_L} - \frac{\hat{v_0}}{R_L} - I_L\hat{d}$$
 (4-93)

The small signal equivalent circuit is described by the four equations above as in the buck-boost converter, and is shown in Figure 26.

The power stage small signal models developed include the input filter state variables, whereas earlier models [3,4,5,6] had treated the input filter only in terms of its output impedance and transfer function. The models developed in this chapter are used to analyze and design a feedforward loop that includes the input filter state variables.





Figure 25: Boost converter power stage small signal state space model.



$$R = R_{R} + \frac{DD^{T}R_{C}R_{L}}{R_{C} + R_{L}}$$

$$V_{L} = V_{O} + \frac{R_{C}R_{L}I_{L}(D - D^{T})}{R_{C} + R_{L}}$$

Figure 26: Boost converter power stage small signal equivalent circuit.

#### Chapter V

# IMPLEMENTATION OF THE FEEDFORWARD LOOP FOR A BUCK REGULATOR

This chapter first presents an analysis that leads to a design of the feedforward loops for a buck regulator. A small signal model that includes a general form of the feedforward loops is developed first. Analysis of the small signal model leads to a design of the feedforward loop. Implementation of the design is next discussed and two feedforward circuits are presented. The buck regulator alone is treated in this chapter, however the analysis and design procedure would be similar for the boost and the buck-boost regulators.

### 5.1 STATE SPACE MODEL OF BUCK REGULATOR

The state space model of the buck regulator is shown in Figure 27 . In the figure the feedforward loop has as its input the input filter state variables  $\hat{i}_{1,1}$  and  $\hat{v}_{C1}$  (' input filter inductor current and capacitor voltage respectively). These two inputs are multiplied by the transfer functions  $c_2(s)$  and  $c_3(s)$  whose properties are yet to be determined. The feedback loop has as its inputs the output voltage and the output filter inductor current. The feedback control in this case is the two loop control (the standardized control

module or SCM) developed earlier [2,7,8] and discussed in Chapter 3. The error processor in Figure 27 is thus composed of the blocks labelled  $c_2$ ,  $c_3$  and the feedback, and has as its input information regarding the output filter and input filter state variables. The pulse modulator is represented by its transfer function  $F_M$  [2,8]. The rest of Figure 27 is the state space model of the buck power stage developed in Chapter 4.

The feedforward and feedback signals are added and fed to the pulse modulator. In physical terms this means sensing the small signal variations in input filter inductor current and capacitor voltage, processing these variations (as represented by the blocks  $c_2(s)$  and  $c_3(s)$  in Figure 27) and adding the processed variations to the feedback signal. The total state feedforward/feedback error signal is then used to modulate the duty cycle of the switch for loop gain correction.

The transfer function  $\hat{v}_0(s)/\hat{v}_x(s)$ , Figure 27, is used to design the feedforward because it expresses clearly what the feedforward does; also the resulting design is independent of the feedback loop parameters. The generalized small signal model for the buck regulator is developed next and used to write the transfer function  $\hat{v}_0(s)/\hat{v}_x(s)$ .

## original page is of poor quality




Figure 27: State space model of the buck regulator

GENERALIZED SMALL SIGNAL MODEL OF BUCK REGULATOR The generalized small signal model of the buck regulator is shown in Figure 28 . The regulator is modelled according to the three basic functional blocks: power stage, error processor and duty cycle pulse modulator. The power stage model consists of two inputs: disturbances from the line  $\hat{\mathbf{v}}_{i}$  and the duty cycle control d, and four outputs: the output voltage  $\hat{\mathbf{v}}_0$ , the output filter inductor current  $\hat{\mathbf{i}}_L$ , the input filter capacitor voltage  $\hat{\mathbf{v}}_{\mathbf{C}1}$  and the input filter inductor current  $i_{L1}$ . The error processor has as its input information regarding the output filter and the input filter state variables. The transfer functions  $\mathbf{F_{3}}$ ,  $\mathbf{F_{AC}}$  and  $\mathbf{F_{DC}}$  constitute the two loop standardized control module (SCM) developed earlier [2,7,8], whereas the feedforward loop gains  $c_2$  and c3 are as yet unknown. The error processor processes information regarding the state variables of the input and output filters and feeds a total error signal to the pulse modulator, whose transfer function  $F_{\mathbf{M}}$  was developed earlier [2,7,8].

The power stage transfer functions  $\mathbf{F}_{\mathbf{H}}$  etc. are written using the following equations:

$$T_{11}\hat{v_{1}} + T_{12}\hat{d} = \hat{v}_{0}$$

$$T_{21}\hat{v_{1}} + T_{22}\hat{d} = \hat{i}_{L}$$

$$T_{31}\hat{v_{1}} + T_{32}\hat{d} = \hat{v}_{C1}$$

$$T_{41}\hat{v_{1}} + T_{42}\hat{d} = \hat{i}_{L,1}$$
(5-1)




Figure 28: Generalized Small Signal Model

Thus it can be seen that

$$T_{11} = \frac{\hat{\mathbf{v}_o}}{\hat{\mathbf{v}_T}} \begin{vmatrix} \hat{\mathbf{d}} = \mathbf{0} \end{vmatrix}$$
 (5-2)

and

.....

$$T_{11} = \frac{H F_{11}}{\Delta}$$

$$T_{12} = \frac{F_{12}}{\Delta}$$
(5-3)

# 5.2.1 Development of Power Stage Transfer Functions As can be seen from equations (5-1) $T_{11}$ , $T_{21}$ , $T_{31}$ and $T_{41}$ can be evaluated with $\hat{d}=0$ and the other four with $\hat{v}_1=0$ . The starting point for the evaluation of the transfer functions is the small signal equivalent circuit model for the buck regulator power stage developed in Chapter 4, Figure 22

5.2.1.1 Evaluation of  $T_{11}$ ,  $T_{21}$ ,  $T_{31}$  and  $T_{41}$ . These transfer functions are evaluated with  $\hat{d}=0$  in Figure 22. The resulting circuit is shown in Figure 29. In Figure 29 the input filter has been replaced by its forward transfer function H(s) and its output impedance Z(s).

$$H(s) = \frac{1 + sClR_{Cl}}{s^2Ll Cl + sCl(R_{L,1} + R_{Cl}) + l}$$
 (5-4)

$$Z(s) = \frac{s^{2}L1C1R_{C1} + sC1R_{C1}R_{L1} + sL1 + R_{L1}}{s^{2}L1C1 + sC1(R_{L1} + R_{C1}) + 1}$$
(5-5)

From the equivalent circuit of Figure 29 the following can be derived:

$$T_{11} = \frac{\hat{v}_{0}}{\hat{v}_{I}} = \frac{DR_{L}(1 + sCR_{C})H}{\Delta}$$

$$T_{21} = \frac{\hat{i}_{L}}{\hat{v}_{I}} = \frac{D(1 + sCR_{L})H}{\Delta}$$

$$T_{31} = \frac{\hat{v}_{C1}}{\hat{v}_{I}} = \frac{a_{1}H}{\Delta}$$

$$T_{41} = \frac{\hat{i}_{L1}}{\hat{v}_{I}} = \frac{\Delta - a_{1}H}{(R_{L1} + sL, 1)\Delta}$$
(5-6)

where

$$a_{1} = s^{2}LCR_{L} + sCR_{L}(R_{\ell} + R_{C} + \frac{L}{CR_{L}}) + R_{L}$$

$$\Delta = a_{1} + D^{2}Z(1 + sCR_{L})$$

$$D = duty cycle = \frac{V_{O}}{V_{T}}, V_{T} = supply voltage$$
(5-7)

$$R_{L} + R_{\ell} = R_{L}$$

Using equations (5-3) and (5-6) the following are derived:

$$F_{11} = DR_{L}(1 + sCR_{C})$$

$$F_{21} = D(1 + sCR_{L})$$

$$F_{31} = a_{1}$$

$$F_{41} = \frac{\Delta/H - a_{1}}{R_{L1} + sL1}$$
(5-8)

In the derivation of equations (5-6) the resistance  $R_{\rm Cl}$  has been assumed negligibly small. This is not an unrealistic assumption since the ESR of the input filter capacitor ( $R_{\rm Cl}$ ) can be assumed negligibly small compared with the other resistances; also in the derivation of  $T_{\rm Al}$  the following is used:

$$\frac{\hat{v}_{I} - \hat{v}_{CI}}{R_{T,I} + SLI} = \hat{i}_{LI}$$
 (5-9)




Figure 29: Small signal equivalent circuit with  $\hat{d}=0$ 

# 5.2.1.2 Evaluation of $T_{12}$ , $T_{22}$ , $T_{32}$ and $T_{42}$ .

These transfer functions are evaluated with  $\hat{\mathbf{v}}_{\mathrm{I}}$  = 0 in Figure 22 . The resulting circuit is shown in Figure 30 .

From the equivalent circuit of Figure 30 the following are derived:

$$T_{12} = \frac{\hat{v}_{o}}{\hat{d}} = \frac{V_{o}(R_{L} - D^{2}Z)(1 + sCR_{c})}{D\Delta}$$

$$T_{22} = \frac{\hat{i}_{L}}{\hat{d}} = \frac{V_{o}(R_{L} - D^{2}Z)(1 + sCR_{L})}{DR_{L}\Delta}$$

$$T_{32} = \frac{v_{c1}}{\hat{d}} = \frac{-ZV_{o}[a_{1} + R_{L}(1 + sCR_{L})]}{R_{L}\Delta}$$

$$T_{42} = \frac{i\hat{L}1}{\hat{d}} = \frac{ZV_{o}[a_{1} + R_{L}(1 + sCR_{L})]}{(R_{L}1 + sLI)R_{L}\Delta}$$
(5-10)

()

Using equations (5-1) and (5-10) the following are derived:

$$F_{12} = \frac{V_o(R_L - D^2Z)(1 + sCR_C)}{D}$$

$$F_{22} = \frac{V_o(R_L - D^2Z)(1 + sCR_L)}{DR_L}$$

$$F_{32} = \frac{-ZV_o[a_1 + R_L(1 + sCR_L)]}{R_L}$$
(5-11)

# ORIGINAL PAGE IS OF POOR QUALITY




Figure 30: Small signal equivalent circuit with  $\hat{v}_{_{\rm I}}$  = 0

$$F_{42} = \frac{ZV_{o}[a_{1} + R_{L}(1 + sCR_{L})]}{(R_{L1} + sL1)R_{L}}$$

where  $\triangle$  and  $a_1$  are as defined in equation (5-7) and

$$V_{1} = \frac{V_{0}}{D}$$

$$R_{C1} = 0$$
(5-12)

#### 5.2.2 Feedback Transfer Functions

Transfer functions  $F_3$ ,  $F_{AC}$ ,  $F_M$  and  $F_{DC}$  constitute the feedback. A two loop standardized control module (SCM) controlled [2,7,8] buck regulator was used to obtain experimental results that are discussed later in this dissertation. The buck regulator used is shown in Figure 31, and with reference to that figure the following are defined [2,7,8]:

$$F_{3} = \text{snL}$$

$$F_{AC} = \frac{1}{\text{sC}_{1}'R_{4}}$$

$$F_{DC} = \frac{1}{\text{sC}_{1}'}(\frac{g}{R_{14} + R_{x}} + \frac{1}{Z_{C}})$$

$$R_{x} = R_{11}//R_{12} , g = \frac{R_{x}}{R_{11}}$$

$$Z_{C} = R_{13} + \frac{1}{\text{sC}_{2}}$$
(5-13)

$$F_{M} = \frac{2R_{4}C_{1}^{\prime}}{nM}$$
 (Pulse Modulator Transfer Function)

M = Constant depending on the type of control used.

## 5.3 DESIGN OF THE FEEDFORWARD LOOP.

The transfer function  $\hat{v}_0/\hat{v}_x$  is used to design the feedforward. With  $\hat{v}_1=0$  the following equations are derived from Figure 28 :

$$[\hat{v}_x + c_2 v_{\hat{c}1} + c_3 i_{\hat{L}1}]F_M = \hat{d}$$
 (5-14)

and

$$\frac{\hat{\mathbf{d}}\mathbf{F}_{12}}{\hat{\mathbf{A}}} = \hat{\mathbf{v}}_{0}$$

$$\mathbf{v}_{\hat{\mathbf{C}}1} = \frac{\hat{\mathbf{d}}\mathbf{F}_{32}}{\hat{\mathbf{A}}}$$

$$\mathbf{i}_{\hat{\mathbf{L}}1} = \frac{\hat{\mathbf{d}}\mathbf{F}_{42}}{\hat{\mathbf{A}}}$$
(5-15)

Substituting for  $\hat{v}_{\text{Cl}}$ ,  $\hat{i}_{\text{Ll}}$  and  $\hat{d}$  from (5-15) in (5-14) results in

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{(\frac{F_{12}}{\Delta})F_{M}}{1 - c_{2}(\frac{F_{32}}{\Delta})F_{M} - c_{3}(\frac{F_{42}}{\Delta})F_{M}}$$
(5-16)

In the absence of feedforward i.e. with  $c_2 = c_3 = 0$  it can be seen that:

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{V_{o}(R_{L} - D^{2}z)(1 + sCR_{c})F_{M}}{a_{1} + D^{2}z(1 + sCR_{L})}$$
(5-17)

The effect of peaking of the output impedance of the input filter Z is to cause a reduction in the term  $(R_L - D^2 Z)$  and also an increase in the denominator, thus resulting in a substantial loss of loop gain.

With feedforward the detrimental effect of peaking of Z could be avoided by a proper choice of the feedforward loop gains  $c_2$  and  $c_3$ . Choosing

$$c_2 = \frac{-D^2}{V_0 F_M}$$
 (5-18)

leads to

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{\frac{V_{o}F_{M}(R_{L} - D^{2}Z)(1 + sCR_{c})}{D\Delta}}{1 + \frac{D^{2}}{V_{o}F_{M}}F_{M}\left\{\frac{-ZV_{o}[a_{1}^{+} R_{L}(1 + sCR_{L})]}{R_{T}\Delta}\right\}}$$
(5-19)

which can be simplified to

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{v_{o}F_{M}(R_{L} - D^{2}Z)(1 + sCR_{c})R_{L}^{\Delta}}{D\Delta a_{1}(R_{L} - D^{2}Z)}$$
(5-20)

Cancellation of the two terms leads to

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{v_{o}F_{M}(1 + sCR_{c})R_{E}}{Da_{1}}$$
 (5-21)

Thus a proper choice of the feedforward loop gains has resulted in the transfer function  $\hat{\mathbf{v}}_0/\hat{\mathbf{v}}_{\mathbf{x}}$  being completely independent of the input filter output impedance Z. It is also noted from equations (5-11) and (5-16) that at frequencies other than the resonant frequencies at which Z peaks, the gain of  $\mathbf{F}_{32}$  is fairly small since Z would be small at those frequencies. Thus the addition of feedforward would not affect, in any noticable manner, the open loop gain and phase margin at any frequency other than those at which Z peaks.

The following points regarding the feedforward loop design can be made:

1. It has been shown analytically that a proper choice of feedforward loop gains results in eliminating completely the effect of peaking of Z on the loop gain.

- 2. The gain  $c_3 = 0$ , thus the inductor current information is not needed, only the input filter capacitor voltage information is used.
- 3. The feedforward loop gains are independent of the input filter parameter values, and are free of any frequency dependent term.
- 4. The feedforward loop gains are independent of the type of feedback control used. The pulse modulator transfer function  $\mathbf{F_M}$  is, however, an integral part of the design and thus the compensation depends on the type of duty cycle control used. The feedforward loop design process is independent of the particular type of control used and thus the same design can be used for other types of control, for example for single loop control, current injected control and others.

#### 5.4 IMPLEMENTATION OF FEEDFORWARD

The buck regular is used to obtain experimental results that are discussed later is shown in Figure 31. The feedforward circuit processes the small signal variation across the input filter capacitor and adds this processed information to the feedback signal.

Two circuit implementations of the feedforward design were used in making measurements and they are discussed next.

## ORIGINAL PAGE IS OF POOR QUALITY




Figure 31: Buck regulator with feedforward used to obtain exprimental results

#### 5.4.1 Nonadaptive Feedforward Circuit

It was shown earlier that the feedforward loop gain is

$$c_2(s) = -D^2/V_0 F_M$$
 , equation (5-18)

The nonadaptive feedforward circuit was developed for the buck regulator of Figure 31 . The key parameters of the regulator are as follows -

## Input-Output Parameters

$$V_I = 25-40 \text{ volts}$$
  $V_O = 20 \text{ volts}$   $P_O = 40 \text{ watts}$ 

#### Power Stage Parameters

74, (24

$$L = 230 \text{ micro H}$$
  $C = 300 \text{ micro F}$   $R_{\ell} = 0.2 \text{ ohm}$   $R_{\mathbf{C}} = 0.067 \text{ ohm (nominal)}$   $R_{\mathbf{L}} = 20 \text{ ohm (load)}$ 

## Pulse Modulator Parameters

$$M = V_T T_{ON} = 0.88 * 10^3 V-sec$$

## Control Circuit Parameters

$$E_R = 6.7 \text{ volts}$$
  $R_{11} = 33.3 \text{ Kohm}$   $R_{12} = 16.7 \text{ Kohm}$   $R_{13} = 2 \text{ Kohm}$   $R_{14} = 47 \text{ Kohm}$   $R_4 = 40.7 \text{ Kohm}$   $R_6 = 0.65$   $C_1^1 = 5600 \text{ picof}$   $C_2 = 0.01 \text{ microff}$ 

The buck regulator was operated in a predetermined duty cycle control mode (constant  $V_{\rm I}T_{\rm ON}$  control), [2,7,8]. Substituting for  $F_{\rm M}$ , [2,8] and for D leads to

$$c_2(s) = \frac{-V_0 nM}{2V_1^2 R_4 C_1^2}$$
 (5-22)

where  $M = V_{I} T_{ON}$  is constant.

For the nonadaptive design the input voltage was kept constant at  $V_I$  = 30 volts. Substituting in equation (5-22) it is calculated that  $c_2(s) = -0.03$ . The nonadaptive feedforward circuit implementation is shown in Figure 32 . The input to the circuit is the input filter capacitor voltage and a series capacitor (27 microF) blocks out the dc component. The input is then multiplied by the gain of 0.03 implemented by the 5.1 Kohm and 164 ohm resistances. The feedforward signal available at the potential devider network is then subtracted from the feedback signal available at the output of the integrator in the feedback loop. The result is then fed to the pulse modulator. The capacitor voltage fed into the operational amplifier subtracting circuit consists of two components - a small signal variation and a component corresponding to the switching frequency. The feedback signal is also at the switching frequency, but the amplitude of the feedback signal is large compared to the switching frequency information in the capacitor voltage, and thus the second component has negligible effect. It is to be noted

that the circuit of Figure 32 constitutes the feedforward circuit and also the summing junction shown in Figure 31 .

The nonadaptive circuit has the advantage of being extremely simple and easy to implement. The gain of the potential devider in the feedforward circuit is, however, a function of supply voltage and thus the circuit of Figure 32 cannot be used at any other value of supply voltage. Measurements made using this circuit are discussed in the next chapter.

#### 5.4.2 <u>Adaptive Feedforward Circuit</u>

The adaptive feedforward circuit is shown in Figure 33. From equation (5-22) it is clear that changes in supply voltage  $V_I$  will change the gain  $c_2$  of the feedforward loop, the circuit of Figure 33 implements the feedforward of equation (5-22) and adjusts the gain automatically as  $V_I$  changes.

The input voltage in Figure 33 is allowed to vary between 25v and 40v. It is fed to a voltage devider and then squared. The input filter capacitor voltage consists of a large dc component and this is blocked out by the 27 microff capacitor in series with the feedforward path. The small signal variation and the small magnitude component at switching frequency are then devided by the squared input voltage. A pair of resistances provides the final gain; the

# ORIGINAL PAGE IS OF POOR QUALITY




Figure 32: Nonadaptive Feedforward Circuit

## ORIGINAL PAGE 10 OF POOR QUALITY




Figure 33: Adaptive feedforward implementation for a variable voltage supply.

feedforward signal now available is then added to the feed-back signal at the output of the integrater. As for the no-nadaptive circuit the switching frequency component in the input filter capacitor voltage is small compared to the corresponding component in the feedback signal and thus its effect on the duty cycle implementation is negligible.

The gain of the feedforward circuit is thus a function of input voltage  $V_{\rm I}$  and is made adaptive to changes in  $V_{\rm I}$ . The feedforward is thus capable of tracking any variations in supply voltage.

#### Chapter VI

# ANALYTICAL AND EXPERIMENTAL VERIFICATION OF THE FEEDFORWARD DESIGN

This chapter presents extensive measurement data that was made to verify experimentally the feedforward design outlined earlier. The feedforward control was designed for a buck regulator and the same regulator is used in obtaining measurements.

Measurement data pertaining to the open loop gain and phase margin are presented first; data made using the adaptive feedforward circuit designed earlier confirm the adaptive nature of the circuit. The audiosusceptibility and output impedance measurements presented next show that the feedforward significantly improves performance in both categories. Lastly, measurements of transient response are included that show that the feedforward improves the transient response.

6.1 MEASUREMENTS OF THE NONADAPTIVE FEEDFORWARD CONTROL

The buck regulator with feedforward used to obtain experimental results is shown in Figure 34, and is the same as that presented earlier in Chapter V. The parameters of the regulator are the same as given earlier in Chapter V with the single-stage input filter parameters specified as:

 $R_{\rm L1}=0.2$  ohm L1 = 116 micro-H C1 = 20 micro-F The feedforward circuit used was the nonadaptive feedforward circuit for a fixed input voltage discussed in Chapter V, with  $V_{\rm I}=30$  V. The small signal open loop transfer function of the multiloop controlled buck regulator of Figure 34 without feedforward can be expressed as [2,7,8]

$$G_{T}(s) = F_{DC}F_{M}F_{12} + F_{3}F_{AC}F_{22}F_{M}$$
 (6-1)

In equation (6-1)  $F_{12}$  and  $F_{22}$  are the power stage transfer functions,  $F_{DC}$ ,  $F_{M}$ ,  $F_{3}$  and  $F_{AC}$  are the feedback control loop transfer functions, as discussed in Chapter 5 (section 5.2). The peaking of the output impedance of the input filter, Z(s), affects the transfer functions  $F_{12}$  and  $F_{22}$  as is seen below:

$$F_{12} = \frac{V_{O}(R_{L} - D^{2}Z) (1 + sCR_{C})}{D[D^{2}Z(1 + sCR_{L}) + a_{1}]}$$
(6-2)

$$F_{22} = \frac{V_O(R_L - D^2 Z)(1 + sCR_L)}{DR_L[D^2 Z(1 + sCR_L) + a_1]}$$
(6-3)

1




Figure 34: Buck regulator with feedforward used to obtain experimental results

The peaking of Z(s) reduces the gain of both  $F_{12}$  and  $F_{22}$  and thus reduces the open loop gain at the resonant frequency of the input filter.

The addition of the feedforward loop modifies the open loop transfer function as shown below --

$$G_{T}^{i}(s) = \frac{F_{DC}F_{M}V_{O}R_{L}(1 + sCR_{C})}{D a_{1}} + \frac{F_{3}F_{AC}F_{M}V_{O}(1 + sCR_{L})}{D a_{1}}$$
(6-4)

The addition of feedforward modifies the transfer functions  $F_{12}$  and  $F_{22}$  and thus it can be seen from equation (6-4) that the open loop gain with feedforward is not affected by the peaking of the input filter output impedance Z(s).  $G'_T(s)$  is now independent of Z(s) and is a function only of the feedback loop parameters and the power stage parameters, unlike  $G_T(s)$  of equation (6-1) which is affected by the peaking of Z(s). Equation (6-4) is also the open loop gain of the buck regulator without input filter, as can be seen from equations (6-1), (6-2) and (6-3) by setting Z(s) = 0, and it can thus be concluded that the addition of the feedforward loop should eliminate completely the peaking effect of the input filter output impedance and that the open loop gain with

feedforward should be identical with the open loop gain without the input filter [10,11].

#### SINGLE STAGE INPUT FILTER

Measurements of the open loop gain and phase margin of the buck regulator of Figure 34 were made with and without feedforward, and are presented in Figure 35 (a) and (b). The input filter resonates at around 3 KHz and results in disturbances in the open loop gain and phase margin at that frequency. The feedforward eliminates all these undesirable disturbances as is evident in the figures, thus providing close agreement with theory. It can also be seen from Figure 35 that the characteristics with feedforward are almost identical to the gain and phase margin plots of the buck regulator without input filter, thus providing close agreement with the analytical prediction made earlier.


#### TWO-STAGE INPUT FILTER

The experiment was further extended to the buck regulator with a two-stage input filter. The two-stage filter of Figure 36 was used with the following parameter values:

 $R_1 = 0.2$  ohm  $L_1 = 325$  micro H  $C_1 = 200$  micro F

 $R_2 = 0.02$  ohm  $L_2 = 116$  micro H  $C_2 = 20$  micro F

 $R_2 = 0.075$  ohm (ESR of  $C_1$ ).






Figure 35: Open loop transfer function measurements with single-stage input filter. (a) gain (b) phase margin.

The feedforward circuit used was the same nonadaptive feedforward circuit used to obtain the measurements of Figure 35 with the feedforward input being the voltage at capacitor C2. The other parameters of the circuit are the same as used to obtain Figure 35. Measurements of the open loop gain and phase margin were made with and without feedforward and the results are shown in Figure 37 (a) and (b). The open loop gain and phase are affected at the resonant frequencies of the two stages of the input filter because the output impedance of the input filter Z(s) peaks at both resonant frequencies. The use of the feedforward circuit eliminates the detrimental effects of the input filter, as is evident from Figure 37.

#### REMARKS

The following points regarding the above measurements are noteworthy:

- (1) Measurements of the open loop gain and phase margin show that the input filter output impedance causes disturbances in the gain and phase margin at the filter resonant frequencies and the addition of feedforward eliminates these disturbances, providing close agreement with theory.
- (2) The feedforward compensation circuit is independent of the input filter parameter values.





Figure 36: Two- stage input filter.






Figure 37: Open loop transfer function measurements with two-stage input filter. (a) gain (b) phase margin.

the input filter configuration. It was demonstrated above that the same feedforward compensation network is equally applicable to a single stage input filter and a two-stage input filter. These observations lead to a stronger conclusion that the feedforward can provide effective compensation for an unknown source impedance. For example, a preregulator which often has an unknown, dynamic output impedance can interact with a DC-DC converter downstream and result in system instability. The feedforward compensation scheme outlined can be used to isolate the switching converter from the source thus preventing interaction between the switching converter and equipment upstream.

#### 6.2 ADAPTIVE FEEDFORWARD MEASUREMENTS.

The buck regulator with feedforward used to obtain experimental results is shown in Figure 34 and the parameters of the circuit are as specified in section 6.1. The adaptive feedforward circuit for variable input voltage presented in Chapter 5 was used in obtaining measurements . The two-stage input filter of Figure 36 was used with the same parameter values as in section 6.1 with the feedforward input being the voltage at capacitor  $C_2$ . The value of  $R_3$  was changed to-

 $R_3 = 0.2$  ohm (ESR of  $C_2$  plus external damping resistance)

Measurements were obtained at four values of supply voltage using the same adaptive feedforward circuit in all cases - this was done to confirm the adaptive nature of the feedforward circuit.

A computer program was written to calculate the gain and phase margin of the open loop transfer function with and without two-stage input filter, at various input voltages. Equation (6-1) was used to calculate the gain and phase margin; setting Z(s)=0 in the equation gives the gain and phase margin without input filter. The following expression for the two-stage input filter was used:

$$Z(s) = \frac{Z_1 + R_2 + sL_2}{1 + sC_2(Z_1 + R_2) + s^2L_2C_2}$$
 (6-5)

where

$$Z_1(s) = (R_1 + sL_1) // (R_2 - 1/sC_1)$$
 (6-6)

Figures 38 - 41 show the computed values of open loop gain and phase margin with and without the two-stage input filter for input voltages  $V_{\rm I}=25{\rm v}$ , 30v, 35v and 40v. It can be seen that the two-stage input filter resonates at two frequencies and at each frequency the output impedance Z(s) peaks, thus causing sharp fluctuations in the open loop gain and phase margin. Measurements of the open loop gain and

phase margin at each of the above values of supply voltage were obtained with and without feedforward and are also plotted on the figures. It can be seen clearly that the addition of feedforward removes the sharp fluctuations in open loop gain and phase margin caused by the input filter, providing close agreement with theoretical prediction made earlier. The analytical prediction that the open loop gain and phase margin with feedforward are identical to the characteristics without input filter is also confirmed, as examination Figures 38 - 41 show.

The two stage input filter was modified so that  $R_3=0.075$  ohm (ESR of  $C_2$ ) and measurements of the open loop gain and phase margin with and without feedforward were made. Figure 42 shows the calculated values of open loop gain and phase margin together with the measured values at  $V_1=25v$ . With the external damping resistance set to zero the effect of the input filter is seen to be more pronounced. Measurements without feedforward shown plotted on the figure also show the pronounced effect of the input filter. The addition of feedforward effectively eliminates the sharp fluctuations in gain and phase margin caused by the undamped input filter.




Figure 38: (a) Open loop gain at  $V_{\tau}$ =25v: Calculated values and measured values ( $\Delta$ ) without feedforward

of the same




Figure 38: (b) Open loop phase margin at  $V_1 = 25v$ : Calculated values and measured values ( $\triangle$ ) without feedforward




Figure 38: (c) Open loop gain at  $V_I = 25v$ : Calculated values and measured values ( $\Delta$ ) with feedforward

original page 19 of Poor Quality




Figure 38: (d) Open loop phase margin at  $V_1 = 25v$ : Calculated values and measured values( $\Delta$ ) with feedforward




Figure 39: (a) Open loop gain at  $V_I = 30v$ : Calculated values and measured values ( $\Delta$ ) without feedforward




Figure 39: (b) Open loop phase margin at  $V_1 = 30v$ : Calculated values and measured values ( $\Delta$ ) without feedforward




Figure 39: (c) Open loop gain at  $V_I = 30v$ : Calculated values and measured values ( $\triangle$ ) with feedforward




Figure 39: (d) Open loop phase margin at  $V_I$ =30v: Calculated values and measured values ( $\triangle$ ) with feedforward




Figure 40: (a) Open loop gain at  $V_1$ =35v: Calculated values and measured values ( $\triangle$ ) without feedforward

original page 13 of poor quality

0




Figure 40: (b) Open loop phase margin at  $V_1 = 35v$ : Calculated values and measured values ( $\triangle$ ) without feedforward




Figure 40: (c) Open loop gain at  $V_1 = 35v$ : Calculated values and measured values ( $\triangle$ ) with feedforward




Figure 40: (d) Open loop phase margin at  $$V_1\!=\!35\nu$$ : Calculated values and measured values (  $\!\Delta$  ) with feedforward




Figure 41: (a) Open loop gain at  $V_1 = 40v$ : Calculated values and measured values ( $\triangle$ ) without feedforward




Figure 41: (b) Open loop phase margin at  $V_{\rm I}$  =40v: Calculated values and measured values (a) without feedforward




Figure 41: (c) Open loop gain at  $V_1 = 40v$ : Calculated values and measured values ( $\Delta$ ) with feedforward




Figure 41: (d) Open loop phase margin at  $V_{\rm I}$  =40v: Calculated values and measured values (A) with feedforward

The following observations regarding the measurements are made:

- (1) The peaking of the output impedance of the first stage is more pronounced and has a greater effect on the regulator than the peaking of the second stage.
- (2) Both analysis and measurement results indicate that the open loop gain is higher at lower values of duty cycle D. This is further manifested by examining eqation (6-4). It shows that a lower value of D results in a higher gain.
- (3) The effect of input filter peaking varies with the input voltage. This is explained by noting that both  $F_{12}$  and  $F_{22}$ , equations (6-2) and (6-3) depend on the duty cycle D. The effect of peaking of Z(s) is to cause a reduction in the term ( $R_L$  - $D^2$  Z) and the amount of reduction would be greater if D is larger. Consequently it is expected that at small values of  $V_I$ , when D is larger, the effect of peaking would be more pronounced. This is confirmed by examination of Figures 38 41 .

The second of th

Selection and Market and the selection of the selection o

(4) The addition of the feedforward loop effectively eliminates the perturbation in open loop gain and phase caused by the input filter. The feedforward works effectively at all four values of supply voltage  $V_{\rm I}$ . Since the same feedforward circuit was used in making all the measurements of Figures 38 - 42 the adaptive nature of the feedforward circuit is confirmed.




Figure 42: (a) Open loop gain at  $V_1 = 25v$ : Calculated values and measured values ( $\Delta$ ) without feedforward




Figure 42: (b) Open loop phase margin at  $V_1=25v$ : Calculated values and measured values ( $\triangle$ ) without feedforward




Figure 42: (c) Open loop gain at  $V_I = 25v$ : Calculated values and measured values ( $\Delta$ ) with feedforward

たが、そうだい、ことはないのは、神人の私にないのないでは、ないできったと称を見る。はないでは、これになるでは、それのあるないないでは、これにはないできないできません。

# original page 13 of poor quality




Figure 42: (d) Open loop phase margin at  $V_1 = 25v$ : Calculated values and measured values ( $\Delta$ ) with feedforward

(5) From the results presented in section 6.1 and from measurements presented in this section it is logical to conclude that the adaptive feedforward circuit can provide effective compensation for an arbitrary, unknown source impedance supply voltage. for variable The adaptive feedforward circuit has been shown to be able to track the supply voltage and adjust the gain in accordance with supply voltage changes. The adaptive feedforward circuit can effectively isolate the switching regulator from its source impedance, thus preventing any interaction between the switching converter and equipment upstream.

# 6.3 <u>MEASUREMENTS OF CLOSED LOOP INPUT-TO-OUTPUT TRANSFER</u> <u>FUNCTION (AUDIOSUSCEPTIBILITY)</u>.

The closed loop input-to-output transfer function (audiosus-ceptibility) of a switching regulator is an important characteristic. It refers to the regulator's ability in attenuating small signal sinusoidal disturbances propagating from the regulator input to its output. The gain of the closed loop input-to-output transfer function should be as small as possible; thus the regulator will effectively attenuate noise at the input so as not to affect operation of the regulator payloads. Unfortunately, as pointed out in Chapter 2, the peaking of the output impedance of the input filter

and the peaking of the forward transfer function of the input filter increase the audiosusceptibility. Measurements of audiosusceptibility with and without feedforward were made using the two-stage input filter of Figure 36 with a damping resistor so that  $R_3=0.2$  ohm. Measurements were made by injecting a small sinusoidal signal at the input to the converter and then using a HP network analyser to measure the audiosusceptibility [8]. The feedforward circuit used was the adaptive feedforward circuit of Figure 33 and the buck regulator used is shown in Figure 34 , with its parameters as specified in section 6.1.

Figures 43 - 46 show the measured values of audiosusceptibility with and without feedforward at four values of supply voltage  $V_{\rm I}=25{\rm v}$ , 30v, 35v and 40v using the same feedforward circuit in all cases. The top trace in each figure is the plot without feedforward and it can be seen clearly that the audiosusceptibility is degraded

at the two resonant frequencies where the output impedance Z(s) and the transfer function H(s) of the input filter peak, with the first stage resonating around 600 Hz and the second stage around 3 KHz. It is also evident from the figures that the audiosusceptibility is dependent on duty cycle D or the supply voltage. At higher values of supply voltage when the duty cycle is low the audiosusceptibility is lower, specially at the lower frequencies.




Figure 43: Measurement of audiosusceptibility  $[\hat{v}_{o}(s)/\hat{v}_{x}(s)]$  with and without feedforward at  $V_{I}$  =25v

## ORIGINAL PAGE 18 OF POOR QUALITY




Figure 44: Audiosusceptibility with and without feedforward at  $\rm V_I = 30v$  (measurements)




Figure 45: Audiosusceptibility with and without feedforward at  $V_{\rm I} = 35 v$  (measurements)




Figure 46: Audiosusceptibility with and without feedforward at  $V_{\rm I} = 40 v$  (measurements)

The addition of feedforward substantially improves the audiosusceptibility, specially at the lower frequencies, as is evident upon examination of Figures 43 - 46 . The peaking effect of audiosusceptibility with feedforward loop is however, more pronounced at the two resonant frequencies of the two-stage input filter; this is explained by noting that in equation (2-6), Chapter 2, the audiosusceptibility is shown to be affected both by the peaking of Z(s) and by the peaking of the forward transfer function H(s) of the input filter. The peaking of H(s) cannot be controlled in any fashion by the addition of a feedforward loop since the control loop is not affected by H(s); thus the feedforward loop is effective in cancelling Z(s) while the peaking effect of H(s) is manifested in audiosusceptibility. Figures 47 and 48 show the transfer functions H(s) and Z(s) of the two-stage input filter used. The peaking of H(s) at the two resonant frequencies is clearly seen.

The two-stage input filter was modified by removing the damping resistor so that  $R_3=0.075$  ohm. Measurement data of the audiosusceptibility with and without feedforward are shown in Figures 49 - 52. The top trace in all these figures is the closed loop input-to-output transfer function without feedforward and it can be seen that the gain is higher than in the earlier case (with damping resistance).

Figures 53 and 54 show the forward transfer function H(s) and the output impedance Z(s) of the input filter used. Comparing Figures 47 and 48 with Figures 53 and 54 it can be seen clearly that both Z(s) and H(s) peak at significantly higher values when the external damping resistance is removed.

The addition of feedforward substantially improves the audiosusceptibility as is evident from Figures 49 - 52. The audiosusceptibility with feedforward peaks at the two resonant frequencies of the two-stage input filter as before, but in this case the peaks are higher. This is explained by noting that H(s) of the two-stage input filter without damping resistance peaks at a significantly higher value, as shown in Figures 53 and 54, than that with a damping resistance as shown in Figures 47 and 48; thus the effect of H(s) on the closed loop gain would be expected to be greater in the former case.

M. The bound in the

1.

The second of th

It can therefore be concluded that the addition of feedforward significantly improves the audiosusceptibility, specially at the lower frequencies. The audiosusceptibility with feedforward is affected by the peaking of H(s) since the effect of peaking cannot be eliminated via any control means. The same adaptive feedforward circuit was used in making all the closed loop gain measurements mentioned





Figure 47: H(s) of two stage input filter, with  $R_3=0.2$  ohm






Figure 48: Z of two stage input filter, with  $R_3=0.2$  ohm




Figure 49: Audiosusceptibility with and without feedforward at  $V_{\rm I}\!=\!25{\rm v}$  (measurements)





Figure 50: Audiosusceptibility with and without feedforward at  $V_{\rm I}$  =30v (measurements)






Figure 51: Audiosusceptibility with and without feedforward at  $V_{\rm I}$ =35v (measurements)




Figure 52: Audiosusceptibility with and without feedforward at  $V_{\rm I}$  =40v (measurements)




Figure 53: H(s) of two stage input filter,  $R_3=0.075$  ohm




Figure 54: Z of two stage input filter, R<sub>3</sub>=0.075 ohm

above, this confirms anew the adaptive nature of the feedforward circuit.

#### 6.4 MEASUREMENTS OF OUTPUT IMPEDANCE.

The closed-loop output impedance of a switching regulator should be as low as possible in order that the regulator behave as much as an ideal voltage source as possible. However, as pointed out in Chapter 2, the peaking of the output impedance of the input filter increases the closed-loop output impedance of the regulator.

Measurements of the regulator output impedance with and without feedforward were made, using the two-stage input filter of Figure 36 with  $R_3=0.075$  ohm (ESR of  $C_2$ ). Measurements were made by injecting a small signal sinusoidal disturbance at the output in parallel with the load of the regulator, and then using a HP network analyser to measure the corresponding voltage and current [8,9]. The feedforward circuit used was the adaptive feedforward circuit of Figure 33 . Figures 55 - 58 show the measured values of output impedance with and without feedforward at four values of supply voltage  $V_{\rm I}=25{\rm v}$ , 30v, 35v and 40v using the same feedforward circuit in all cases.

It can be seen clearly from the figures that the output impedance is increased at the two resonant frequencies of

5

- A

1

(D)

### CRIGINAL PAGE IS OF POOR QUALITY




Figure 55: Output impedance with and without feedforward ( $\times$ ) at  $V_{\rm I}$  =25v




Figure 56: Output impedance with and without feedforward (X) at  $V_I = 30v$ 




Figure 57: Output impedance with and without feedforward ( $\times$ ) at  $V_1 = 35v$ 




Figure 58: Output impedance with and without feedforward ( $\times$ ) at  $V_{\rm I}$  =40v

the two-stage input filter. This is a consequence of the disturbances in the loop gain produced at those frequencies by the peaking of the input filter output impedance Z(s). As was seen earlier in sections 6.1 and 6.2 the effect of Z(s) on the open loop gain depends on the duty cycle D, at higher values of D i.e. lower supply voltages, the effect of Z(s) on the open loop gain is higher. Thus the effect of Z(s) on the output impedance would be greater at lower supply voltages, and this is experimentally confirmed as can be seen from Figures 55 - 58.

The addition of feedforward almost totally eliminates the undesirable perturbations in the output impedance characteristic at all supply voltages.

# 6.5 MEASUREMENT OF TRANSIENT RESPONSE AND STARTING OF THE REGULATOR.

In this section measurements of output voltage and other parameters for a step change in input voltage or load are presented with and without feedforward.

- 6.5.1 Small Amplitude Transient Response Measurements.

  Photographs of the output voltage ripple and other parameters are presented with and without feedforward for two cases:
  - (1) Step change in supply voltage.

A stone of the state of the

The state of the s

(2) Step change in load.

The step changes mentioned above are small enough so that the output voltage remains in regulation throughout the transient response period.

6.5.1.1 Step Change in Input Voltage.

The buck regulator used is shown in Figure 34 with the parameters as specified in section 6.1. The imput filter used was a single-stage input filter with the following parameters:

 $R_{\rm L1} = 0.2$  ohm L1 = 325 micro H C1 = 220 micro F The adaptive feedforward circuit of Figure 33 was used in making the measurements.


The input voltage was abruptly switched from  $V_{\rm I}=30{\rm v}$  to 40v and photographs of output voltage ac ripple, input filter capacitor voltage, output filter inductor current and control voltage without using a feedforward loop were taken as shown in Figures 59 (a) and (b), 60 (a) and (b), respectively. The control voltage is the input to the pulse modulator; without feedforward it is the output at the integrator in the feedback loop while with feedforward it is the sum of the above signal and the feedforward signal. Figures 61 (a) and (b), 62 (a) and (b) show the photographs of the same variables with feedforward control. Comparing, for ex-


그 프로그램 그 아내는 생각 그 전에 가능을 내려면 그 중요한 그 도시를 들어 내려가 하는 것 보다 보다 하는데 하는데 하는데 바로 프랑스 나는 나는 소리를 되는데 나를 다 하는데

ample, the photographs of the output voltage ripple with and without feedforward, Figures 59 (a) and 61 (a), it can be clearly seen that the transient response is improved with the addition of feedforward. The amount of overshoot is less with feedforward. The magnitude of the oscillations in the output voltage caused by the interaction between the input filter and the regulator control are also lessened with the addition of feedforward.

Comparison of the photographs of input filter capacitor voltage, output filter industor current and control voltage do not reveal much difference between the two cases (with and without feedforward). This may be explained by noting that the gain of the feedforward loop is fairly small ( 0.03 for  $V_{\rm I} = 30 {\rm v}$  ) and thus the feedforward signal would be fairly small in amplitude. The addition of such a small amplitude signal to the fairly large amplitude waveforms recorded on the photographs will not show very clearly. The output voltage ripple, however, is small in magnitude and the effect of adding feedforward shows clearly. A computer program was written to simulate the step change in voltage; results from the program are presented in the next chapter and show close agreement with the measurements.

Thus it is concluded that feedforward improves transient response for the case where the supply voltage is subjected to a step change.





(b)


Figure 59: Output voltage ripple (a) and input filter capacitor voltage (b) without feedforward


(a) Y-0.1v/div

X-1 msec/div

(b) Y-5v/div

X-1 msec/div







(b)

Figure 60: Output filter inductor current (a) and control voltage (b) without feedforward

- (a) Y-0.5 A/div X-1 msec/div
- (b) Y-0.5v/div X-1 msec/div





(b)


Figure 61: Output voltage ripple (a) and input filter capacitor voltage (b) with feedforward


(a) Y-0.1v/div

X-1 msec/div

(b) Y---5v/div

X-1 msec/div





(b)

Figure 62: Output filter inductor current (a) and control voltage (b) with feedforward

- (a) Y-0.5 A/div X-1 msec/div
- (b) Y-0.5v/div X-1 msec/div


6.5.1.2 Step Change in Load.


The buck regulator used is shown in Figure 34 , with the parameters as specified in section 6.1 with the following changes:

 $V_{\frac{1}{2}} = 25v$   $R_{\frac{14}{2}} = 3.69$  Kilo ohm

A single stage input filter was used with the following parameters:

The load was switched repetitively between  $R_L$  =10 ohms and  $R_L$  = 20 ohms using a transistor switch. Figures 63 (a) and (b) show the photographs of the output voltage ripple without and with feedforward, respectively, as the load is switched. The output voltage ripple without feedforward, Figure 63 , shows distinct oscillations caused by the interaction between the input filter and the regulator control loop. The oscillation frequency coincides with the input filter resonant frequency. These oscillations are eliminated with the addition of feedforward, as is evident from Figure 63 (b).





(b)

Figure 63: Output voltage without feedforward (a) and with feedforward (b)

#### 6.5.2 Large Amplitude Transient Response Measurements.

Photographs of the output voltage ripple and other parameters are presented with and without feedforward for two cases:

- (1) Large step change in supply voltage.
- (2) Starting of the converter.

The cases mentioned above are large signal changes so that the voltage regulation is momentarily lost for part of the transient response period.

#### 6.5.2.1 Large Step Change in Supply Voltage.

The buck regulator used is shown in Figure 34 with the parameters as specified in section 6.1. The input filter used was the single-stage input filter of section 6.5.1.1. The adaptive feedforward circuit of Figure 33 was used in making the measurements with feedforward.

The input voltage was abruptly switched from  $V_{\rm I}=40{\rm v}$  to 25v and photographs of the output voltage were made with and without feedforward; Figures 64 (a) and (b) show the photographs.


The step change in supply voltage is large enough to cause the regulator to lose regulation -- the output voltage drops by about 1.5v before the regulator recovers. This may be explained by noting that for such a large change in sup-


ply voltage the input filter capacitor voltage drops down close to 20v, and since this value is lower than the design range of 25v - 40v for the regulator supply, the regulator loses regulation. Further details are given in the next chapter which presents results from a computer program written to simulate this large step change. The results show close agreement with the measurements presented here.

Figures 64 (a) and (b) show that the behavior of the regulator is similar with and without feedforward for such a large step change in supply voltage. This is expected since the regulator control loop momentarily loses its control function during this transient period. Since the feedforward is designed to compensate for the effects of input filter interaction via a duty cycle modulation scheme it is expected that the feedforward does not contribute anything under these conditions. Computer based simulation results presented in the next chapter confirm the measurement results. It is also to be noted that the feedforward does not have any detrimental effect on the transient response.

# 6.5.2.2 Measurements of the Start Up Behavior of the Regulator

This section investigates the start-up behavior of the switching regulator. The regulator used is shown in Figure





(b)

Figure 64: Output voltage without feedforward (a) and with feedforward (b)

(a) Y-0.5v/div

X-0.5 msec/div


(b) Y-0.5v/div

X-0.5 msec/div


34 with the parameters as specified in section 6.1. The single stage input filter of section 6.5.1.1 was used with the supply voltage set at 30v. The adaptive feedforward circuit of Figure 33 was used in making the measurements with feedforward.

Prior to starting, the output voltage and the output filter inductor current were both zero. Photographs of the output voltage and output filter inductor current were made with and without feedforward and are shown in Figures 65 (a) and (b) 66 (a) and (b). The output voltage without feedforward builds up from zero to 20v (regulated output) in about 3 msec. The inductor current rises sharply at starting but is limited to about 6.0A by the peak current protection circuit built in with the regulator. It settles down to its steady state value in about 4 msec.

The photographs with feedforward show similar behavior - thus the feedforward does not contribute significantly to this transient period nor does it present any detrimental effects.



(8)





(b)

Figure 65: Output voltage (a) and output filter inductor current (b) without feedforward

(a) Y-5v/div X-0.5 msec/div

(b) Y-1 A/div X-0.5 msec/div







(b)

Figure 66: Output voltage (a) and output filter inductor current (b) with feedforward

- (a) Y-5v/div X-0.5 msec/div
- (b) Y-1 A/div X-0.5 msec/div





(b)

Figure 66: Output voltage (a) and output filter inductor current (b) with feedforward

- (a) Y-5v/div X-0.5 msec/div
- (b) Y-1 A/div X-0.5 msec/div

#### 6.6 <u>CONCLUSIONS</u>

Extensive measurements made to verify experimentally the feedforward design are presented in this chapter. Measurements of the open loop gain and phase margin, closed loop gain, output impedance and transient response confirm the effectiveness of the feedforward in improving performance, as predicted in the analysis. The following points are noteworthy:

- The feedforward eliminates the detrimental effect on open loop gain and phase margin of the output impedance of the input filter.
- The feedforward circuit is shown to be independent of input filter parameters and also independent of input filter configuration.
- The feedforward effectively eliminates the interaction between an unknown dynamic source impedance and the regulator control loop.
- 4. The closed loop input-to-output transfer function (audiosusceptibility) and output impedance are both improved significantly by the addition of feedforward.
- 5. The addition of feedforward improves transient response in those cases where the interaction between the input filter and the control loop degrades the

response. Examples of the above are small step changes in supply voltage and load, and results for these cases are included. For large signal transient behavior the feedforward does not in any way degrade the performance -- examples of these are a large step change in supply voltage and the start up behavior of the regulator.

6. No detrimental effects have been observed due to the use of the proposed feedforward compensation scheme through the course of study and through extensive experiments when the system was subjected to different forms of small and large signal disturbances.

#### Chapter VII

# DIGITAL SIMULATION OF BUCK REGULATOR FOR TRANSIENT ANALYSIS

This chapter deals with a program developed to simulate the real time behaviour of the regulator with and without feedforward control under both steady state and transient conditions. Results for a step change in supply voltage are included that are in close agreement with the measurements presented in the last chapter.

#### 7.1 DESCRIPTION OF THE METHOD

The starting point is the definition of the buck regulator in terms of state equations [12,13,14]. The switching regulator used was the one used in Chapter 5 and 6 and is shown in Figure 34 The buck regulator without feedforward is described by a set of state equations. The six state variables used are:

- $x(1) = i_{1,1}$  (current ininput filter inductor)
- $x(2) = v_{C_1}$  (input filter capacitor voltage)
- $x(3) = e_{C}$  (control voltage, input to pulse modulator)
- $x(4) = i_L$  (output filter inductor current)
- $x(5) = v_c$  (output filter capacitor voltage)
- $x(6) = e_{R}$  (compensation loop capacitor voltage)

The control voltage is the output of the integrator in the feedback control loop if no feedforward is used and it is the sum of the integrator output and the feedforward signal if feedforward is used. The state variable  $e_R$  is the voltage at the capacitor  $C_2^I$  in the compensation loop. The oulse modulator has as its input the control voltage  $e_C$  and it converts the voltage to a duty cycle signal d(t). The transfer function of the pulse modulator is a constant if the supply voltage is a constant, [8], for the constant volt-sec.  $(V_I T_{ON})$  control mode that was used. Thus it can be seen that the six state variables defined above completely describe the buck regulator system of Figure 34.

The state equations for the complete system without feedforward are developed [12,13,14] for the two time periods  $T_{\rm ON}$  and  $T_{\rm OFF}$ .

During  $T_{\mbox{ON}}$  the transistor switch S1 is on while diode S2 is off and the system is characterized by the following state equations:

$$\frac{\dot{x}}{\dot{x}} = F1 \, \underline{x} + G1 \, \underline{u} \tag{7-1}$$

where

Called the Tit of the Profession Book of the second control of the Control of the

$$F1 = \begin{bmatrix} -\frac{R_{L1}}{L1} & -\frac{1}{L1} & 0 & 0 & 0 & 0 \\ \frac{1}{C1} & 0 & 0 & \frac{-1}{C1} & 0 & 0 \\ 0 & \frac{-n}{C_1^1 R_4} & 0 & \frac{-R_L R_C K 1}{C_1^1 (R_L + R_C)} & \frac{R_L K 2}{C_1^1 (R_L + R_C)} & \frac{1}{C_1^1 R_{13}} \\ 0 & \frac{1}{L} & 0 & -\frac{1}{L} (R_{\ell} + \frac{R_C R_L}{R_C^{+R_L}}) & \frac{-R_L}{L (R_C^{+R_L})} & 0 \\ 0 & 0 & 0 & \frac{R_L}{C (R_L^{+R_C})} & \frac{-1}{C (R_L^{+R_C})} & 0 \\ 0 & 0 & 0 & \frac{R_L R_C}{C_2 R_{13} (R_L^{+R_C})} & \frac{R_L}{C_2 R_{13} (R_L^{+R_C})} & \frac{-1}{C_2 R_{13}} \end{bmatrix}$$

$$(7-2)$$

$$G1 = \begin{bmatrix} \frac{1}{1.1} & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & \frac{1}{C_1^2 R_{14}} & \frac{n}{C_1^2 R_{14}} & 0 \\ 0 & 0 & -\frac{1}{L} & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}$$
 (7-3)

$$K1 = \left[ \frac{R_{12}}{R_{14}(R_{11} + R_{12})} + \frac{1}{R_{13}} - \frac{n}{R_4} + \frac{-nR_{\ell}(R_L + R_C)}{R_4 R_L R_C} \right]$$
(7-4)

$$K2 = \left[\frac{n}{R_4} - \frac{1}{R_{13}} - \frac{R_{12}}{R_{14}(R_{11} + R_{12})}\right]$$
 (7-5)

$$\underline{\mathbf{u}} = \begin{bmatrix} \mathbf{v}_{\mathbf{I}} \\ \mathbf{E}_{\mathbf{R}} \\ \mathbf{E}_{\mathbf{Q}} \\ \mathbf{E}_{\mathbf{D}} \end{bmatrix}$$
 (7-6)

In equation (7-6)  $V_{\tilde{I}}$  is the supply voltage,  $E_{\tilde{R}}$  is the reference voltage,  $E_{\tilde{Q}}$  is the caucation voltage drop of the power transistor and  $E_{\tilde{D}}$  is the canduction voltage drop across the diode.

During  $T_{\mbox{OFF}}$  the transistor S1 is off while diode S2 is conducting and the equations are:

$$\frac{\dot{x}}{\dot{x}} = F2 \times + G2 \times (7-7)$$

where

F2 = F1 except for

F2 
$$(2,4) = 0$$

F2  $(3,2) = 0$  (7-8)

F2  $(4,2) = 0$ 

and

G2 = 0 except for

G2(1,1) = 1/L1

G2(3,2) = 
$$\frac{1}{C_1^{'}R_{14}}$$

G2(3,4) =  $\frac{n}{C_1^{'}R_4}$ 

(7-9)

$$G2(4,4) = -\frac{1}{L}$$

Since  $\underline{u}$  is not a function of time the solution to the state equations (7-1) and (7-8) can be written as:

During 
$$T_{OFF}$$
  $\underline{x}(t + T) = \phi_F * \underline{x}(t) + D_F * \underline{u}$  (7-10)

During 
$$T_{ON}$$
  $\underline{x}(t + T) = \phi_{N} * \underline{x}(t) + D_{N} * \underline{u}$  (7-11)

where  $\phi_{
m N}$  ,  $\phi_{
m F}$  are the state transition matrices defined for a small fixed step size T [12] and

$$D_{F} = \phi_{F} * \left[ \int_{0}^{T} e^{-F2 \cdot s} ds \right] G2$$

$$D_{N} = \phi_{N} * \left[ \int_{0}^{T} e^{-F1 \cdot s} ds \right] G1$$
(7-12)

Equations (7-11) and (7-12) are used to simulate the behavior of the regulator without feedforward. Starting at the beginning of the ON time period equation (7-12) is used to propagate the state. The step size T is defined as half the ON and OFF times and this determies the matrices  $\phi_N$ ,  $D_N$ ,

 $\phi_F$  and  $D_F$ . Substitution into equation (7-11) along with the initial values at the beginning of the ON period propagates the state through time T. Similar substitution propagates the state through the ON period [12,13,14]. For the type of duty cycle contol used, constant  $V_I T_{ON}$  control, the ON time is fixed whenever  $V_I$  is fixed.

At the end of the ON period, equation (7-10) is used to propagate the state during the OFF period, with the initial condition being the state at the end of the ON interval. The end of the OFF interval is determined as the point when the control voltage  $e_{\mathbf{C}}$  equals the comparator voltage  $E_{\mathbf{T}}$  which was 7.0v in this case. Newton's iteration is performed to find the exact point in time when  $e_{\mathbf{C}}$  equals  $E_{\mathbf{T}}$  [12,13,14].

The equations describing the system with feedforward are very similar to those without feedforward. The nonadaptive feedforward circuit of Chapter 5 was used in the simulation program and it is shown in Figure 67. The output of the capacitor  $\mathbf{C}_{\mathbf{f}}$  is included as a state variable. The state variables are thus defined as:

$$x(1) = i_{Li}$$

$$x(2) = v_{Ci}$$

$$x(3) = v_{f} \text{ (output of } C_{f})$$

$$x(4) = e_{C}$$

$$x(5) = i_{L}$$
(7-13)

(7-14)

$$x(6) = v_{C}$$

$$x(7) = e_{R}$$

The equations during  $T_{\rm ON}$  and  $T_{\rm OFF}$  are the same as equations (7-1) and (7-8) with the following definitions:

$$K3 = \frac{R_{f2}}{R_{f1} + R_{f2}}$$
 (7-16)

In equation (7-15) kl, k2 and  $\underline{u}$  are as defined earlier.

F2≃ F1 except for

$$F2(2,5)=0$$

$$F2(3,5)=0$$

$$F2(4,2)=0$$

$$F2(4,5) = -R_{C} \cdot k1 / C_{1}$$
 (7-17)

$$F2(5,2)=0$$

and

のでは、「一般に対しての動物を対しているが必要なな。からできる形式を質問を動きないのである。 「一般に対しているのでは、これでは、一般に対しているできない。」というできないのできない。 「一般に対しているのできない。」というできない。

G2= 0 except for

$$G2(1,1) = 1/L1$$

$$G2(4,2) = 1/C_1 \cdot R_{14}$$
 (7-18)

$$G2(4,4) = n/C_1 \cdot R_4$$

$$G2(5,4) = -1/L$$

The solutions of the state equations and the procedure for propagation of the state from cycle to ccle is identical to the procedure for the case without feedforward.

The discrete simulation technique outlined [12,13,14] lends : tself easily to simulation of transient response for




Figure 67: Nonadaptive feedforward circuit

a step change in supply voltage. The change in supply voltage is made to occurr at the start of a new ON period; thus all that is necessary to do is to change the value of  $T_{\rm ON}$  before the start of a new cycle.

### 7.2 DESCRIPTION OF THE PROGRAM

A flowchart of the program [12,13,14] is shown in Figure 68 while a listing of the programs is included in the Appendix. The flowchart is for the simulation without feedforward, the simulation with feedforward proceeds in an identical fashion.

A minimum off time duty cycle control is implemented in the program. The regulator also has peak current protection and this capability is also programmed. During the ON period the current in the switch may rise above the set value of the peak current. Newton's iteration [12,13,14] is performed to find the exact point in time where this occurrs and the program will automatically terminate the ON time calculation when the current exceeds the set value.






Figure 68: Flow chart for discrete simulation








Figure 68: continued




Figure 68: continued




Figure 68: continued

### 7.3 SIMULATION RESULTS

The simulation program was used to simulate the behavior of the system with and without feedforward for a small step change in supply voltage from 30v to 40v and also for a large step change from 40v to 25v. Simulation results presented are in close agreement with the experimental results presented in Chapter 6.

### 7.3.1 <u>Simulation of steady state operation</u>

The computer program discussed can be used to simulate the steady state operation of the regulator system [12,13,14]. An accurate picture of the behavior of the system is obtained since the simulation method used is an exact method.

The buck regulator of Figure 34 with feedforward was simulated with the following single-stage input filter parameters:

 $R_{Ll}=$  0.2 ohm Ll= 325 microF C1= 220 microF The supply voltage  $V_{I}$  was set equal to 30v and the other parameters were as presented in section 6.1. Figures 69 (a) - (g) show the plots of the output voltage, input filter inductor current, input filter capacitor voltage, output filter inductor current, the feedforward voltage  $v_{f}$ , the control voltage and the voltage  $e_{r}$ . It is noticed that the switching period is around 50 microsecs and that the output

voltage ripple is around 60 milivolts. The input filter inductor current has a small magnitude ripple component at the switching frequency, as does the input filter capacitor voltage. The voltage fed forward v<sub>f</sub> consists of the switching frequency component, however its magnitude is around 50 milivolts. The switching frequency component of the control voltage is seen to be around 800 milivolts and thus the effect of adding the switching frequency component from the input filter capacitor voltage to the control voltage would be negligible as discussed in Chapter 5; since the magnitude added would be around 1.5 milivolts (v<sub>f</sub> multiplied by the feedforward gain).

7.3.2 Simulation for a small step change in supply voltage The same buck regulator was used with its parameters as specified in section 7.3.1. A value of 0.6 ohm for  $R_{L\,l}$  was used. The supply voltage  $V_I$  was abruptly switched from  $V_I$  = 30V to 40V. Experimental results for this step change are given in Chapter 6 where a value of 0.2 ohm was specified for  $R_{L\,l}$ . A value of 0.6 ohm was used in the simulation as this represents the combined winding resistance and source impedance. The values of the other parameters used are:

 $T_{OFF}$ (minimum) = 5 microseconds

公園をおりをおります。 1000 mm mm mm 11 mm

 $I_{\mathbf{Q}}(\text{maximum}) = 6 \text{ amps. (set value of peak current)}$ 

 $E_Q = 0.2 \text{ volt}$   $E_D = 0.7 \text{ volt}$  (7-19)




Figure 69: (a) Output voltage during steady state operation.

0.00

-

.

Straff Service




Figure 69: (b) Input filter inductor current during steady state operation




Figure 69: (c) Input filter capacitor voltage during steady state operation




Figure 69: (d) Output filter inductor current during steady state operation




Figure 69: (e) Feedforward voltage during steady state operation

# original page is of poor quality

1 H .- 1

.....

Transie of




Figure 69: (f) Control voltage during steady state operation




Figure 69: (g) Voltage  $e_{\mathbf{R}}$  during steady state operation

Figures 70 (a) - (d) are plots of the computed values of output voltage, input filter capacitor voltage, output filter inductor current and the control voltage, all without feedforward.

The nonadaptive feedforward design of Figure 67 was used in the simulation of transient response with feedforward. The feedforward circuit parameters used at  $V_{\rm I}$  = 30V were:

 ${\rm C_f}=27$  microf  ${\rm R_{f1}}=5.1$  Kohm  ${\rm R_{f2}}=164$  ohm when the supply voltage is switched to 40V the value of  ${\rm R_{f2}}$  in the program is changed to 90.97 ohm at the switching instant thus changing the feedforward circuit gain in accordance with the feedforward design.

Figures 71 (a)-(d) are plots of the computed values of the same variables with feedforward. Experimental measurements for the same step change in supply voltage were presented in Chapter 6 and are repeated here for convenience; Figures 72 (a)-(d) are the measurement waveforms without feedforward loop while Figures 73 (a)-(d) are for the case with feedforward loop.

Comparing the plots of the computed values with and without feedforward it is clearly seen that the analytical




Figure 70: (a) Output voltage simulation without feedforward




Figure 70: (b) Input filter capacitor voltage simulation without feedforward




Figure 70: (c) Output filter inductor current simulation without feedforward




Figure 70: (d) Control voltage simulation without feedforward




Figure 71: (a) Output voltage simulation with feedforward




Figure 71: (b) Input filter capacitor voltage simulation with feedforward




Figure 71: (c) Output filter inductor current simulation with feedforward






Figure 71: (d) Control voltage simulation with feedforward



(a)




(b)


Figure 72: Measurement without feedforward: output voltage (a) and input filter capacitor voltage (b)

(a) Y-0.1v/div X-1 msec/div

(b) Y-5v/div X-1 msec/div



(c)




(d)


Figure 72: Measurement without feedforward: output filter inductor current (c) and control voltage (d)

Y-0.5 A/div X-1 msec/div (a)

(b) Y-0.5v/div X-1 msec/div



(a)




(b)

Measurement with feedforward: output voltage (a) and input filter capacitor voltage (b) Figure 73:


Y-0.1v/div (a)

X-1 msec/div

(b) Y-5v/div X-1 msec/div



(c)



(d)

Figure 73: Measurement with feedforward: output filter inductor current (c) and control voltage (d)

(a) Y-0.5 A/div

X-1 msec/div

(b) Y-0.5v/div

X-1 msec/div

results agree fairly closely with the experimental data. The analytical results show that the feedforward is effective in reducing the output voltage oscillations -- the amplitude of the oscillation is reduced (Figures 70 (a) and 71 (a)); this is confirmed by the experimental results (Figures 72 (a) and 73 (a)). The plots of the input filter capacitor voltage, output filter inductor current and the control voltage are also in excellent agreement with the experimental data. Also in excellent agreement with the measured data is the observation that the plots of filter capacitor voltage, inductor current and control voltage do not show any noticable difference between the two cases (with and without feedforward). An explanation for this observation was provided in Chapter 6.

It can thus be concluded that the addition of feedforward improves the transient response for the step change in  $V_{\rm I}$ , as demonstrated both from the analytical result as well as experimental data.

7.3.3 <u>Simulation for a Large Step Change in Supply Voltage</u>
The regulator used was the one used in Section 7.3.1 with
the same parameters. The single stage input filter parameters used were:

 $R_{L,l} = 1$  ohm L1 = 325 microH C1 = 220 microF

The supply voltage was abruptly switched from  $V_{\rm I}=40{\rm V}$  to 25V. Experimental results for this step change are given in Chapter 6 where a value of 0.2 ohm was specified for  $R_{\rm L1}$ . A value of 1 ohm was used in the simulation as this represents the combined winding resistance and source impedance. The other parameters are as specified in Section 7.3.1.

Figures 74 (a-d) are plots of the computed values of output voltage, input filter capacitor voltage, output filter inductor current and the control voltage, all without feedforward.

The nonadaptive feedforward design of Figure 67 was used also in the simulation of transient response. When the voltage is switched from 40V to 25V the value of  $R_{\rm f2}$  is changed from 90.97 ohm to 230.27 ohm in order to change the gain of the feedforward circuit in accordance with the feedforward design. Figures 75 (a-d) are plots of the computed values of the same variables with feedforward. Experimental measurements for the same step change in supply voltage were presented in Chapter 6 and are repeated here for convenience; Figure 76 shows the measured output voltage ripple without and with feedforward.

Comparing the plots of the output voltage ripple with the measured data it is clearly seen that the analytical results agree closely with the experimental data. It can be




Figure 74: (a) Output voltage simulation without feedforward




Figure 74: (b) Input filter capacitor voltage simulation without feedforward




Figure 74: (c) Output filter inductor current simulation without feedforward




Figure 74: (d) Control voltage simulation without feedforward




Figure 75: (a) Output voltage simulation with feedforward




Figure 75: (b) Input filter capacitor voltage simulation with feedforward

# ORIGINAL PAGE IS




Figure 75: (c) Output filter inductor current simulation with feedforward






Figure 75: (d) Control voltage simulation with feedforward



(a)



(b)

Figure 76: Measured output voltage ripple without (a) and with (b) feedforward

(a) Y-0.5v/div X-0.5

X-0.5 msec/div

(b) Y-0.5v/div

X-0.5 msec/div

seen that the regulator loses regulation momentarily and the output voltage drops down to around 18.3V before regulation is regained. It should be noted when comparing the analytical plots without feedforward (Figures 74) with those with feedforward (Figures 75), the transient waveforms are almost identical. This is expected, since during this large signal transient the regulator has momentarily lost its voltage regulation. Therefore the ability of feedforward compensation via duty cycle modulation is also lost momentarily. The regulator is operating in an open loop fashion (under minimum off time control). This can be verified by observing the voltage waveform input to the regulator.

The input filter capacitor voltage in Figures 73 (b) and 75 (b), which is also the input voltage to the regulator goes down close to 20V in both cases. For such a low input voltage to the regulator the duty cycle would have to be close to unity to maintain regulation, which is only possible if the off time is decreased sharply. However a minimum  $T_{\mathrm{OFF}}$  time of 5 microseconds is implemented for various magnetic reset purposes and thus the regulator loses regulation till the input filter capacitor voltage rises.

The analytical plots of the control voltage without and with feedforward both show the large disturbance in control voltage as a result of the loss of regulation. The plot with

feedforward does show a somewhat smaller peak value of the overshoot than the one without feedforward but this difference is about 9%. Negligible difference is noticed between the analytical plots of the inductor current without and with feedforward. The large drop in current as a result of loss of regulation is noticed in both plots, as is the overshoot when regulation is regained.

The analytical results thus strongly support the experimental data and show that the regulator momentarily loses its control function. It is also confirmed through simulation and testing that the feedforward does not have any detrimental effect under large transient conditions.

#### Chapter VIII

# DISCRETE TIME DOMAIN STABILITY ANALYSIS OF BUCK REGULATOR

An important concern is the interaction of an input filter with a switching regulator which often results in system instability. As described in detail in Chapter 2, the input filter interaction with the regulator control loop causes a reduction in the loop gain which may result in system instability. When a switching regulator is acquired as a 'black box' for use in a system and an input filter is put in externally, the improper choice of filter parameters can cause the system to be unstable [4,5]. Work presented earlier [4,5] showed that the input filter design should be incorporated in the regulator design itself in order to avoid loop instability and other input filter related problems.

In this Chapter the stability of a buck regulator is examined by varying the input filter parameter values. System instability is predicted analytically, and backed up with experimental data. It is then shown that the addition of the feedforward control enables one to stabilize the system. This is verified both analytically and experimentally. One can conclude that the addition of feedforward, in fact, isolates the regulator from the input filter; any input fil-

A CONTROL OF THE PROPERTY OF T

ter can be used with the buck regulator without causing loop instability.

#### 8.1 <u>ANALYTICAL INVESTIGATION OF STABILITY</u>

An exact time domain analysis is performed to calculate the eigenvalues of the system with a single stage input filter; it was used to study how the eigenvalues move with a change in the input filter parameter (inductance). To correlate the 'exact' discrete time domain analysis results with the 'approximate' continuous time average analysis presented in Chapters 2 through 5, a computer program which calculates the closed loop poles of the continuous system was also written. The closed loop poles as calculated using the program track closely the eigenvalues derived from the exact time domain analysis. System instability occurs for some values of filter inductance but the addition of feedforward eliminates the problem.

#### 8.1.1 <u>Calculation of Eigenvalues</u>.

The method used in calculating the eigenvalues has been described earlier [15,16,17]. The state equations of the system are written for the buck regulator of Figure 34. The state variables describing the system without feedforward are:

 $x(1) = i_{L1}$  (input filter inductor current)

$$x(2) = v_{C1}$$
 (input filter capacitor voltage)

$$x(3) = i_{\tau}$$
 (output filter inductor current)

$$x(4) = v_C$$
 (output filter capacitor voltage)

$$x(5) = e_{R}$$

$$x(6) = e_C$$

As discussed in Chapter 7  $e_R$  is the voltage at the capacitor  $C_2^1$  in the feedback loop while  $e_C$  is the control voltage (input to pulse modulator). Except for the order in which they appear, these are the same state variables as used in Chapter 7, where it is noted that the system is completely described by the above six state variables.

The state equations without feedforward are written as in Chapter 7:

During 
$$T_{ON}$$
 (S1 on S2 off) 
$$\frac{\dot{x}}{\dot{x}} = Fl \cdot \underline{x} + Gl \cdot \underline{u}$$
 During  $T_{OFF}$  (S1 off S2 on) 
$$\frac{\dot{x}}{\dot{x}} = F2 \cdot \underline{x} + G2 \cdot \underline{u}$$
 (8-2)

The matrices F1 and F2 are identical to the ones in Chapter 7 except for the following reordering; the third rows of equations (7-2) and (7-8) are moved to the sixth place with the other rows being moved up one place to get F1, F2 of equations (8-1) and (8-2), while the third columns of equa-

tions (7-2) and (7-8) are moved into sixth place with the other columns being moved up one place in a manner similar to the rows. Matrices G1 and G2 of equations (8-1) and (8-2) are identical to the ones in Chapter 7 except that the Chird row of Chapter 7 is moved into sixth place with the other rows being moved up one place. The vector u of equations (8-1) and (8-2) is defined exactly as in Chapter 7.

Figure 77 serves to establish notation regarding time instance  $t_{\rm K}$  etc. and the solutions to the state equations are written as in Chapter 7:

During Toff

$$\underline{\mathbf{x}}(\mathbf{t}_{K} + \mathbf{T}) = \phi_{F} \cdot \underline{\mathbf{x}}(\mathbf{t}_{K}) + D_{F} \cdot \underline{\mathbf{u}}$$

During Ton (8-3)

$$\underline{x}(t_{K} + T_{OFF}^{K} + T) = \phi_{N} \cdot \underline{x}(t_{K} + T_{OFF}^{K})$$

$$+ D_{N} \cdot \underline{u}$$

The matrices  $\phi_{N'}, \phi_{F}$ ,  $D_{F}$  and  $D_{N}$  are defined, as is time step T, exactly as in Chapter 7.

From (8-3) the following is derived [15,16,17]:

$$\underline{\mathbf{x}}(\mathsf{t}_{K+1}) = \phi_{N} \cdot \phi_{F} \cdot \underline{\mathbf{x}}(\mathsf{t}_{K}) + \phi_{N} \cdot D_{F} \cdot \underline{\mathbf{u}}$$

$$+ D_{N} \cdot \underline{\mathbf{u}}$$

$$(8-4)$$

For the constant volt-sec. (VIToN) duty-cycle control mode used in the stability investigation, the ToN is fixed if VI

is fixed and  $T_{\mathrm{OFF}}^{\mathrm{K}}$  is determined by the point at which  $\mathbf{e}_{\mathbf{C}}$  intersects the threshold voltage  $\mathbf{E}_{\mathbf{T}}$ :

$$E_{T} = \sum_{I=1}^{6} \phi_{F}(6,I) \cdot x(I) + \sum_{J=1}^{4} D_{F}(6,J) \cdot u(J)$$
 (8-5)

 $T_{OFF}^{K}$  is thus a function of  $\underline{x}(t_{K})$  and (8-4) is a nonlinear equation [15,16,17]. Equations (8-1) - (8-5) thus represent exactly the nonlinear buck regulator system without feedforward.

For the purpose of stability analysis the steady state or equilibrium state is necessary [15,16] and this is derived as

$$\underline{\mathbf{x}}(\mathbf{t}_{K+1}) = \underline{\mathbf{x}}(\mathbf{t}_{K}) = \underline{\mathbf{x}}^*$$

$$\underline{\mathbf{x}}^* = \phi_{\mathbf{N}} \cdot \phi_{\mathbf{F}} \cdot \underline{\mathbf{x}}^* + (\phi_{\mathbf{N}} \cdot D_{\mathbf{F}} + D_{\mathbf{N}})\underline{\mathbf{u}}$$
(8-6)

The nonlinear system is linearized for a small perturbation, around the steady state operating point [15,16,17]:

$$\delta \underline{x}(t_{K}) = \underline{x}(t_{K}) - \underline{x}^{*}$$
 (8-7)

and

$$\delta \underline{\mathbf{x}}(\mathsf{t}_{K+1}) = \left\{ \phi_{N} \cdot \frac{\partial}{\partial \underline{\mathbf{x}}} \left[ \phi_{F} \cdot \underline{\mathbf{x}}(\mathsf{t}_{K}) + D_{F} \cdot \underline{\mathbf{u}} \right] \right\} \delta \underline{\mathbf{x}}(\mathsf{t}_{K}) \quad (8-8)$$




Figure 77: Notation regarding time  $t_{K}$ 

Equation (8-8) is derived assuming that the small perturbation in the state does not change the value of  $T_{\rm OFF}^{\rm K}$  [15,16]. The expression in the curly brackets of equation (8-8) is used to investigate stability:

$$\delta \underline{x}(t_{K+1}) = \psi \cdot \delta \underline{x}(t_{K})$$
 (8-9)

Equation (8-9) thus describes a linear system which will be stable if and only if all the eigenvalues of  $\psi$  are absolutely less than unity --

$$|\lambda_{i}(\psi)| < 1$$
  $i = 1, 2, 3, ...$  (8-10)

or in other words if all the eigenvalues  $\lambda_i$  lie inside the unit circle [15,16].

The buck regulator system with feedforward is described by a set of seven state variables as in Chapter 7. The nonadaptive feedforward circuit of Figure 67 was used in the analysis and the state variables then are:

$$x(1) = i_{L1}$$
 $x(2) = v_{C1}$ 
 $x(3) = v_f$  (voltage at capacitor  $C_f$ )
 $x(4) = i_L$  (8-11)
 $x(5) = v_C$ 
 $x(6) = e_R$ 

$$x(7) = e_{C}$$

The state equations during  $\mathbf{T_{ON}}$  and  $\mathbf{T_{OFF}}$  are written as:

During Ton

$$\dot{\mathbf{x}} = \mathbf{F1}.\mathbf{x} + \mathbf{G1}.\mathbf{u} \tag{8-12}$$

During Torr

$$\underline{\dot{x}} = F2.\underline{x} + G2.\underline{u} \tag{8-13}$$

Matrices F1, F2, G1 and G2 of equations (8-12) and (8-13) are similar to the ones in Chapter 7 and are defined exactly as the ones in equations (8-1) and (8-2). The solution of the state equations, the definition of the equilibrium state and the matrix  $\psi$  are identical to the case without feedforward.

A computer program was written to calculate the matrix  $\psi$  and its eigenvalues both without and with feedforward. It can be easily seen that by changing the single stage input filter parameters a set of eigenvalues can be calculated from which inferences regarding system stability can be drawn.

# 8.1.2 <u>Description of the Program Used in Calculating Eigenvalues</u>

A flow chart for the program is given in Figure 78 and a computer listing of both programs is included in the appendix.

There are essentially three steps involved in the calculation of eigenvalues.

First the approximate steady state values are computed [15,16,17], using an approximate value of the off time  $T_{\mathbf{OFF}}$ :

$$T_{OFF} = T_{ON} \cdot (V_{I} - E_{O})/E_{O}$$
 (8-14)

Equation (8-6) is used to calculate the approximate steady state values  $\underline{x}^*$ , with ISML routine LEQT2F being used to solve the system of linear equations. It is to be noted that equation (8-6) is not valid for the last state variable  $e_{\mathbf{C}}$  since both  $\phi_{\mathbf{N}}(6,6)$  and  $\phi_{\mathbf{F}}(6,6)$  equal unity, and equation (8-5) is used to calculate  $e_{\mathbf{C}}$ .

The approximate steady state calculated is used to find the exact steady state values [15,16]. The best way of determining the exact steady state is to determine the exact off time by iterative linearization ( Newton's method) on the cycle-to-cycle matching condition for  $e_{\bf C}$  [15,16,17]. The vector ZT is defined:

$$\underline{ZT} = \underline{x}(t_{K} + T_{OFF}^{K})$$

$$\underline{ZT} = \phi_{F} \cdot \underline{x}(t_{K}) + D_{F} \cdot \underline{u}$$
(8-15)

with  $ZT(6) = E_T$ 

The cycle-to-cycle matching condition is expressed as:

SMAT = 
$$x(6) - \begin{bmatrix} 5 \\ \sum_{I=1}^{5} \phi_{N}(6,I) \cdot ZT(I) + E_{T} \\ + \sum_{J=1}^{4} D_{N}(6,J) \cdot u(J) \end{bmatrix}$$
 (8-16)

The value of SMAT is calculated using the available value of  $T_{\rm OFF}$ ; if SMAT is smaller than a certain error tolerance then the value of  $T_{\rm OFF}$  used is accurate. If SMAT exceeds the tolerance then Newton's method is applied to calculate a better estimate of  $T_{\rm OFF}$ . The steps involved in the calculation are:

- 1. Calculate ZT and SMAT.
- 2. If SMAT is not less than specified tolerance, then perturb  $T_{OFF}$  by the amount  $DT_{OFF}$ .
- 3. Calculate values of state variables corresponding to the perturbed value of off time, using equations (8-5) and (8-6).
- 4. Calculate SMATN.
- 5. Calculate a better estimate of  $T_{\mathbf{OFF}}$  using Newton's iteration [15,16,17].
- 6. Calculate a better estimate of the state variables.
- 7. Calculate SMAT and go to step 2.

The last step is to calculate the matix  $\psi$  and its eigenvalues using the exact steady state values computed




Figure 78: Flowchart for stability analysis.

above; Figure 79 is a flowchart for the calculation. The following are defined:

$$\underline{\text{FUNI}}(\underline{x}^* + Dx(\mathbf{I})) = \left[\phi_F \cdot \underline{x} + D_F \cdot \underline{u}\right]_{x^* + Dx(\mathbf{I})}$$
(8-17)

$$\underline{\text{FUN2}}(\underline{x}^* - Dx(\underline{I})) = \left[\phi_{F} \cdot \underline{x} + D_{F} \cdot \underline{u}\right]_{x^* - Dx(\underline{I})}$$
(8-18)


$$\underline{\text{TEMP2}} = \underbrace{\begin{bmatrix} (\underline{\text{FUN1}} - \underline{\text{FUN2}}) \\ 2 \cdot \underline{\text{Dx}(1)} \end{bmatrix}}_{\text{6x6}} \cdot \cdot \cdot \underbrace{\frac{(\underline{\text{FUN1}} - \underline{\text{FUN2}}}{2 \cdot \underline{\text{Dx}(6)}}}_{\text{6x6}}$$
(8-19)

$$\underline{PSI} = \phi_{N} \cdot \underline{TEMP}2 \tag{8-20}$$

TEMP2 is thus the matrix of partial differentials used in equation (8-8).


The matrix TEMP2 is evaluated one column at a time. For the I'th column a perturbation DX(I) is made in X(I). Two new sets of steady state values  $\overline{XA}$  and  $\overline{XB}$  are defined, as is shown in the flowchart. For the new set of values  $\overline{XA}$  it is necessary to calculate an exact value of off time TFFC1 in order to obtain  $\phi_{_{\rm TP}}$ . The error function ZETA is defined:

ZETA = 
$$\sum_{I=1}^{6} \phi_{F}(6,I) \cdot XA(I) + \sum_{J=1}^{4} D_{F}(6,J) u(J) - E_{T}$$
 (8-21)



P

Figure 79: Flowchart for calculating matrix  $\psi$ 






Figure 79: continued




Figure 79: continued

The value of ZETA is calculated using the available value of TFFC1, if it is within the specified tolerance then the value of TFFC1 is the value needed. If ZETA is not within tolerance then Newton's iteration [15,16] is used to obtain a better estimate of TFFC1, as is evident from the flowchart. The values of  $\phi_{\rm F}$ ,  ${\rm D}_{\rm F}$  are obtained and then the vector <u>FUN1</u> is evaluated.

A similar procedure is used to obtain the exact off time TFFC2 for the other set of values <u>XB</u>. After calculation of <u>FUN2</u> an estimate for the I'th column of <u>TEMP2</u> is obtained.

In the calculation of the partial derivatives it was observed that a better estimate of the derivatives can be obtained using the Richardson's extrapolation method [18]. The derivative f'(a) is sometimes approximated as:

$$A(h) = \frac{f(a+h) - f(a-h)}{2h}$$
 (8-22)

where h is the step size.

A better estimate may be obtained by evaluating A(h) and A(rh):

$$A(rh) = \frac{f(a + rh) - f(a - rh)}{2rh}$$
 (8-23)

where r is usually 0.5 [18]. Combining A(h) and A(rh) thus:

$$B(h) = \frac{A(rh) - r^2 A(h)}{1 - r^2} \qquad (8-24)$$

gives a better estimate, B(h), of the derivative f'(a) [18]. Thus by combining the value of A(h) obtained from equation (8-22) with two values for the step size h, it is possible to get a more accurate estimate of the derivative.

In the program four values of step size were used. The perturbation DX(I) is assigned four values and for each value the vectors <u>FUN1</u> and <u>FUN2</u> are calculated. This results in four estimates for the derivatives in the I'th column of <u>TEMP2</u>. Combining these four estimates as in the program [18] gives an accurate estimate of the I'th column.

The whole procedure is then repeated for the next column, thus an accurate set of values for the derivatives is obtained. Multiplying <u>TEMP2</u> by  $\phi_N$  results in the matrix  $\psi$  [15,16,17]. Finally the eigenvalues  $\lambda$  of the matrix  $\psi$  are obtained using the IMSL routine EIGRF.

The eigenvalues with feedforward are calculated in an identical fashion, the only real difference being the change in the order of the system from six state variables to seven.

8.1.3 <u>Calculation of the Closed Loop Poles of the System</u>
The closed loop poles of the system of Figure 34 can be calculated. The expression for the closed loop gain  $\hat{v}_0/\hat{v}_1$  can be easily written using Figure 33 for the case without feedforward:

$$\frac{\hat{\mathbf{v}}_{O}}{\hat{\mathbf{v}}_{O}} = \frac{\frac{\mathbf{H} \cdot \mathbf{F}_{11} / \Delta}{1 + \mathbf{F}_{DC} \cdot \mathbf{F}_{M} \cdot \mathbf{F}_{12} + \mathbf{F}_{3} \cdot \mathbf{F}_{AC} \cdot \mathbf{F}_{M} \cdot \mathbf{F}_{22}}{\Delta}$$
(8-25)

with  $F_{11}$ ,  $\triangle$  etc. as defined in Chapter 5.

Equation (8-25) can also be used to calculate the closed loop poles of the system without input filter; all that is necessary to do is to set H = 1 and Z = 0, as discussed earlier.

Expressions for  $F_{12}$ ,  $\Delta$  etc. are substituted into equation (8-28) for the case without input filter. The resulting expression in the denominator is then a polynomial of the fourth degree:

$$P_{1}(s) = s^{4}(K_{7}K_{6}LC) + s^{3}(K_{7}K_{6}K_{8} + K_{7}C_{1}LC + K_{5}K_{4}CR_{L}) + s^{2}(K_{7}C_{1}K_{8} + K_{7}K_{6} + K_{3}K_{2}CR_{C} + K_{5}K_{4} + K_{5}K_{4} + K_{5}R_{L}) + s^{2}(K_{7}C_{1}^{1} + K_{3}K_{2} + K_{3}K_{1}C R_{C} + nL K_{5}) + K_{3}K_{1}$$

$$(8-26)$$

$$+ K_{5}R_{L} C R_{L}) + s^{2}(K_{7}C_{1}^{1} + K_{3}K_{2} + K_{3}K_{1}C R_{C} + nL K_{5}) + K_{3}K_{1}$$

The constants  $k_7$ ,  $k_8$  etc. are defined as functions of the regulator parameters like inductance L etc. The appendix contains a listing of the program used and the constants are defined there. An IMSL routine ZPOLR is used to calculate the roots of  $P_1$  which are the closed loop poles of the system without input filter.

For the case with input filter the same equation, (8-25), is used and substitution leads to a sixth degree polynomial in the denominator:

$$P_{2}(s) = S^{6}(R_{7}R_{6}Y_{8}) + S^{5}(R_{7}C_{1}Y_{8} + R_{7}R_{6}Y_{9} + R_{5}R_{4}Y_{5}) + S^{4}(R_{7}C_{1}Y_{9} + R_{7}R_{6}Y_{10} + R_{3}R_{2}Y_{1} + R_{5}nLY_{5} + R_{4}R_{5}Y_{6}) + S^{3}(R_{7}C_{1}Y_{10} + R_{7}R_{6}Y_{11} + R_{3}R_{2}Y_{2} + R_{3}R_{1}Y_{1} + R_{5}nLY_{6} + R_{5}R_{4}Y_{7}) + S^{2}(R_{7}C_{1}Y_{11} + R_{7}R_{6}Y_{12} + R_{3}R_{1}Y_{2} + R_{3}R_{2}Y_{3} + R_{5}nLY_{7} + R_{5}R_{4}Y_{4}) + S(C_{1}^{1}R_{7}Y_{12} + R_{3}R_{1}Y_{3} + R_{3}R_{2}Y_{4} + nLR_{5}Y_{4}) + R_{3}R_{1}Y_{4}$$

$$(8-27)$$

The constants  $Y_1$  etc. used in equation (8-27) are again defined in the program. The same routine ZPOLR is used to obtain the six closed loop poles.

# 8.1.4 <u>Location of Eigenvalues and Poles as a Function of Input Filter Parameters.</u>

The computer programs written were used to locate closed loop poles and eigenvalues as a function of input filter inductance. The buck regulator of Figure 34 was used and the parameters of the regulator were as defined in section 6.1 except for the following changes:

 $V_1 = 25 \text{ V}$   $R_{13} = 200 \text{ Kohms}$ 

 $C_2 = 100 \text{ pf}$   $R_L = 10 \text{ ohm}$ 

The values of R<sub>13</sub> and C<sub>2</sub> were changed so that the compensation loop is largely ineffective, [7,8]. This was done in order to facilitate making the measurements discussed in section 8.2. It was found difficult to achieve instability in the high loop gain system used in making the measurements. Making the compensation loop largely ineffective reduced the loop gain so that with a large input filter the system was made unstable.

A single stage input filter with the following parameters was used:

 $R_{T,T} = 0.2$  ohm L1 variable C1 = 220 microF

First the eigenvalues and closed loop poles without input filter and feedforward were calculated using the eigenvalue and the closed loop programs. Figures 80 and 81 are the plots of the eigenvalues and closed loop poles respectively. It is noticed that there are four poles and four eigenvalues since without input filter the system is of the fourth order.

The eigenvalues and poles are:

$$z_1 = 0.844 * 10^{7}$$
  $s_1 = -55,000 + j0$   
 $z_2 = 0.12$   $s_2 = -50,000 + j0$   
 $z_3 = 0.98 + j0.103$   $s_3 = -346 + j2240$   
 $z_4 = 0.98 - j0.103$   $s_4 = -346 - j2240$ 

The eigenvalues and the closed loop poles are related [15]:

$$z = e^{ST}$$

$$s = \sigma + j\omega$$
(8-28)

Thus

$$|z| = e^{\sigma T}$$

$$Lz = \omega T$$
(8-29)

Knowing the location of the closed loop poles it is thus possible to locate the eigenvalues if a value of T is known. In this case T is the switching period and its value was

found to be 41.85 microsec.; thus equations (8-28) and (8-29) could be used to crosscheck the results from the eigenvalue program once the closed loop poles are known. Equation (8-29) was used to calculate the eigenvalues and the calculated values were found to be very close to the values from the eigenvalue program. The two poles on the real axis correspond to the two eigenvalues close to the origin while the two complex poles result in the two complex eigenvalues.

Next the single stage input filter was put in and the eigenvalues and closed loop poles calculated using the respective programs. Figures 82 and 83 are the plots of the eigenvalues and the closed loop poles respectively. The values of the filter inductance L1 used were --

50, 150, 325, 450, 650, 800, 1000, 1425 and 1800 microH Table 1 lists the eigenvalues and closed loop poles, for different values of L1. Starting at 50 microH it is seen that the complex eigenvalues move to the right, closer to the unit circle as inductance is increased. The two eigenvalues on the real axis  $z_1$  and  $z_2$ , which correspond to  $z_1$  and  $z_2$  on Figure 80, do not move with change in inductance. The complex eigenvalues with a real part of 0.98  $z_5$  and  $z_6$ , which correspond to  $z_3$  and  $z_4$  on Figure 80, are pushed out of the unit circle for a value of L1 = 800 microH. For values above 800 microH the eigenvalues do not move much; the




Figure 80: Eigenvalues without input filter




Figure 81: Closed loop poles without input filter

real part stays at around 1.003 for the ones outside the unit circle and around 0.97 for the ones inside. This may be used to explain the bunching up of the eigenvalues for large values of inductance. Thus the eigenvalue plot of Figure 82 predicts that the system will be unstable for values of filter inductance above 800 microH.

The plot of the closed loop poles, Figure 83, shows similar behavior. The two poles on the real axis  $s_1$  and  $s_2$  are not changed as inductance increases, however two complex poles  $s_5$  and  $s_6$  move into the right half plane, indicating instability. The poles move across the origin at 800 microH which checks well with the eigenvalue plot. Equation (8-29) was used to calculate the eigenvalues from the closed loop poles and the calculated eigenvalues agreed closely with the results from the eigenvalue program for all the values of L1 that were used, thus providing a crosscheck.

The other pair of complex poles  $s_3$  and  $s_4$  in Figure 83 initially move closer to the right half plane, then move away from it for values of L1 greater than 450 microH. This behavior should be reflected in the eigenvalue plot for eigenvalues  $z_3$  and  $z_4$ , however it is noticed than in equation (8-29) the value of T is so small that for a change in the real part from -300 to -500 the change in the eigenvalues will be about 1%, which is too small a change to show up in

TABLE 1 Eigenvalues and Closed Loop Poles for various values of L1.

	Eigenvalues	Closed Loop Poles
	-0.00274 + j0	-55,045 + j0
	0.1234 + j0	-50,005 + j0
L1 = 50µH	0.851 ±	-1978 ±
	j 0.348	j 9314
	0.9806 ±	-339 ±
	j 0.1025	j 2227
	-0.0028 + j0	-55,045 + j0
	0.1233 + j0	-50,005 + j0
	0.9457 ±	-662 ±
L1 =150 µH	j 0.2194	j 5462
	0.9819 ±	-319 ±
	j 0.1026	j 2227
	-0.003 + j0	-55,045 + j0
	0.1233 + j0	-50,005 + j0
L1 =325 µH	0.9706 ±	-351 ±
	j 0.1539	j 3725
	0.9851 ±	-271 ±
	j 0.103	j 2232

TABLE 1 continued

		**************************************
	Eigenvalues	Closed Loop Poles
L = 450μH	-0.003 + j0	-55,045 + jo
	0.1233 + jo	-\$0,005 + jo
	0.971 ±	-323 ±
	j 0.132	j 3165
	0.9897 ±	-214 ±
	j 0.1026	j 2237
L = 650µH	-0.003 + j0	-55,045 + jo
	0.1233 + j0	-50,003 + jo
	0.97 ±	-419 ±
	j 0.1162	j 2684
	0.9975 ±	-49.8 ±
	j 0.0954	j 2189
L = 800 µH	-0.003 * j0	-55,045 + j0
	0.1232 + j0	-50,005 + j0
	0.97 ±	-483 ±
	j 0.111	j 2546
	0.9996 ±	43.6 ±
	j 0.089	j 2069

TABLE 1

	Eigenvalues	Closed Loop Poles
	-0.003 + j0	-55,046 ÷ j0
	0.1233 + j0	-50,005 + j0
L1 = 1000 pH	0.971 ±	-513 ±
	j 0.1078	j 2455
	1.0002 ±	98.3 ±
	j 0.082	j 1909
	-0.003 + j0	-55,046 + j0
	0.1233 + j0	-50,005 + j0
L1 = 1425 $\mu$ H	0.972 ±	-517 ±
	j 0.1052	j 2371
	1.003 ±	133 ±
	j 0.071	j 1650
	-0.003 + j0	-55,046 + j0
	0.1233 + j0	-50,005 + j0
L1 = 1800 $\mu$ H	.0.972 ±	-511 ±
	j 0.1055	j 2339
	1.004 ±	141 ±
	j 0.063	j 1487




Figure 82: Eigenvalues with input filter, without feedforward




Figure 83: Closed loop poles with input filter, without feedforward

the eigenvalue plot. The bunching up of the closed loop poles for higher values of L1 is also noticed; this provides another crosscheck with the eigenvalue plot.

Thus it is seen that the eigenvalues and the closed loop poles match both qualitatively, as examination of Figures 82 and 83 show, and quantitatively through the use of equation (8-29) to crosscheck the eigenvalues. It is also noticed that system instability is predicted for values of L1 above 800 microH.

Lastly the eigenvalues were calculated for the case with feedforward using the program. The nonadaptive feedforward circuit of Figure 67 was used with the following parameters:

 $C_f = 27 \text{ microF}$   $R_{f1} = 5100 \text{ ohms}$ 

 $R_{\rm f2}$  variable from 210 ohm to 300 ohm.

Figure 84 shows the plot of the eigenvalues with feedforward for the following values of  $R_{\tilde{1}2}$ , with the value of L1 kept fixed at 1425 microH:

 $R_{f\,2}$  = 210, 220, 230, 235, 240, 260, 270 and 300 ohms. The value of  $R_{f\,2}$  was changed to see the effect of feedforward on the eigenvalues. Table 2 lists the eigenvalues for different values of  $R_{f\,2}$ . It is noticed from Figure 84 that there are seven eigenvalues and that the three on the real axis  $z_1$ ,  $z_2$  and  $z_3$  do not change as  $R_{f\,2}$  changes in value.

As  $R_{12}$  is increased one pair of complex eigenvalues  $z_4$  and  $z_5$  move outside the unit circle while the other pair  $z_6$  and z<sub>2</sub> move inside. For the value of L1 used the closed loop poles and eigenvalues without feedforward clearly predict instability, whereas with feedforward it is seen that the system will be stable for some values of  $R_{
m f2}$  . For the regulator under consideration the value of  $R_{f2}$  is calculated to be 220 ohm from the feedforward design as obtained in Chapter 5. A value less than the design value causes the eigenvalues  $z_6$  and  $z_7$  to be outside the unit circle while it is noticed that a value higher than the design value also causes instability in the system. For the design value of 220 ohms all the eigenvalues are inside the unit circle thus clearly indicating that the addition of feedforward stabilizes a system that was unstable due to the interaction between the input filter and the regulator control loop.

As  $R_{f\,2}$  is increased further the real parts of the complex eigenvalues do not change much but eigenvalues  $z_4$  and  $z_5$  do move outside the unit circle. For  $R_{f\,2}$  between 220 and 260 ohm all the eigenvalues are inside the unit circle, with the optimum value being around 230 ohm.

In order to see clearly the effect of changing the feedforward loop gain the open loop gain and phase margin were calculated for various values of  $R_{\rm f2}$ . The parameters of




Figure 84: Eigenvalues with feedforward

the buck converter used in the calculation were the same as used in the eigenvalue calculation, with L1 = 1425 microH. Figure 85 (a) - (f) shows the plots of the open loop gain and phase margin for three values of  $R_{f2}$ . The solid lines on the figures are the plots without feedforward and with feedforward ( $R_{f2}$  = 220 ohms), whereas the triangles represent values with R 12 either lower than or higher than the design value of 220 ohm. Exact compensation of the input filter interaction is achieved with  $R_{f2} = 220$  ohm, with any value other than 220 ohm the compensation is not complete. Decreasing the feedforward loop gain (210 ohm) results in a loss of open loop gain at the filter resonant frequency. Increasing the feedforward loop gain results in a loss of phase margin at the resonant frequency. For a value of 240 ohm the open loop gain obtained is close to the gain with 220 ohm but the phase margin is decreased. Increasing the feedforward gain further (300 ohm) makes the situation worse as Figure 85 (f) shows. The open loop gain in Figure 85 (e) is decreased to around 8 db at a frequency of about 300 Hz while at that frequency the phase margin is almost zero, indicating that the syst( a is close to instability. This is confirmed on examination of Figure 84 which shows that the system is unstable for  $R_{f2} = 300$  ohm. It should be noted that the open loop gain with an input filter and  $R_{\rm s2}$ =220 ohm is identical to that without input filter.

It is thus concluded that exact compensation is obtained at the design value of the feedforward loop gain. Increasing or decreasing the feedforward gain from the design value results in incomplete compensation. There may be no compensation achieved at all if the feedforward gain is far different from the design value.

It is noticed in Figure 84 as in the other eigenvalue plot that the eigenvalues do not seem to move very much, for example in Figure 84 the real part of the pair  $z_4$  and  $z_5$  changes from about 0.9885 to 0.9975 while from Figure 82 it changes from about 0.98 to 1.004. It is noted however that from Figure 83 the above change in real part corresponds to a change in the real part of the poles from about -323 to +140. This may be explained by noting as before that T in equation (8-29) is fairly small so this change in real part will correspond to a very small change in the real and imaginary parts of the eigenvalues.

From the results presented in this section it is seen that the eigenvalue program is a powerful tool for the analysis of stability. It is also seen that for the regulator used, a high value of input filter inductance will cause instability, but the addition of feedforward restores stability. Experimental data that strongly support this analytical prediction are presented next.

## ORIGINAL PAGE IS OF POOR QUALITY





Figure 85: (a) Open loop gain: calculated values without feedforward, with  $R_{\mbox{\scriptsize f2}}$  =220 ohm and  $R_{\mbox{\scriptsize f2}}$  =210 ohm






Figure 85: (b) Open loop phase margin: calculated values without feedforward, with  $\rm R_{f2}$  =220 ohm and  $\rm R_{f2}$  =210 ohm

## ORIGINAL PAGE IS OF POOR QUALITY




Figure 85: (c) Open loop gain: calculated values without feedforward, with  $R_{\rm f2}$ =220 ohm and  $R_{\rm f2}$ =240 ohm




Figure 85: (d) Open loop phase margin: calculated values without feedforward, with  $\rm R_{f2}$  =220 ohm and  $\rm R_{f2}$  =240 ohm

1

### ORIGINAL PAGE 19' OF POOR QUALITY




Figure 85: (e) Open loop gain: calculated values without feedforward, with  $\rm R_{f2}$  =220 ohm and  $\rm R_{f2}$  =300 ohm

# ORIGINAL PAGE IS OF POOR QUALITY




Figure 85: (f) Open loop phase margin: calculated values without feedforward, with  $R_{\rm f2}$  =220 ohm and  $R_{\rm f2}$  =300 ohm

	Eigenvalues
	0.00116 + j0
	0.1282 + j0
R <sub>12</sub> = 210 ohm	0.9998 + j0
	0.9974 ± j 0.0738
	0.9883 ± j 0.101
	0.00017 ÷ j0
	0.1282 + j0
$R_{f2} = 220 \text{ ohm}$	0.9998 + j0
	0.9963 ± j 0.0742
	0.9907 ± j 0.1006
	· 0.00122 ÷ j0
	0.1282 + j0
$R_{f2} = 230 \text{ ohm}$	0.9998 + j0
	0.9955 ± j 0.0743
	0.9922 ± j 0.10121

TABLE 2 continued

	Eigenvalues
, and the second	-0.00025 + j0
	0.1282 + j0
R <sub>f2</sub> = 235 ohm	0.9998 + j0
	0.9952 ± j 0.0742
	0.9931 ± j 0.1006
	-0.00011 + j0
	0.1282 + j0
$R_{f2} = 240$ ohm	0.99 <del>9</del> 8 + j0
	0.9948 <u>+</u> j 0.0743
	0.9936 <u>+</u> j 0.10049
	0.00039 + j0
	0.1283 + j0
R <sub>f2</sub> = 260 ohm	0.9998 + j0
	0.9946 ± j 0.0744
	0.9941 ± j 0.1011

TABLE 2 continued

	Eigenvalues
	0.00023 + j0
	0.1283 + j0
R <sub>f2</sub> = 270 ohm	0.9998 + j0
	0.9933 ± j 0.0742
	0.9964 <u>+</u> j 0.1008
R <sub>f2</sub> = 300 ohm	0.00029 + j0
	0.1285 + j0
	0.9998 + j0
	0.98952 <u>+</u> j 0.0724
	1.0054 ± j 0.1036

#### 8.2 EXPERIMENTAL VERIFICATION OF STABILITY ANALYSIS.

In this section experimental data pertaining to the stability of the system are presented. The buck regulator of Figure 34 was used with the parameters as defined in section 8.1.4 with the exception that the input filter inductance L1 had a constant value of 1.425 mH. The adaptive feedforward circuit of Chapter 5 was used, however it is noted that if the input voltage is kept constant, as it was in the following measurements, the nonadaptive and the adaptive feedforward circuits provide the same gain.

The regulator was set up with the HP network analyser to measure open loop gain exactly like in Chapter 6 [7,8]. The open loop gain and phase margin were measured without input filter, with and without feedforward. Figure 86 shows the measured values of the open loop gain and phase margin. It can be seen that without the input filter the gain dips down around 320 Hz -- this may be explained by noting that the values of  $R_{13}$  and  $C_2$  are such that the compensation loop [7,8] is largely ineffective. Thus the open loop gain and phase margin correspond to a value of  $\mathcal{A} = 0.355$  as shown in the literature [7,8].

The addition of the input filter causes the gain to fall below 0 db and when the gain is close to 0 db the phase margin is only about 10 degrees at a frequency of about 250

### ORIGINAL PAGE 19' OF POOR QUALITY




Figure 86: (a) Open loop gain: measured values without input filter, with (\*) and without feedforward

# ORIGINAL PAGE IS OF POOR QUALITY





Figure 86: (b) Open loop phase margin: measured values without input filter, with (\*) and without feedforward

Hz. The system is thus marginally stable and a small signal 250 Hz sinusoidal disturbance is injected into the loop to induce unstable operation and it was observed that the output voltage has oscillations. Figure 87 shows the output voltage ripple -- it is clearly seen that the oscillations are around 1.2 v in magnitude. It is concluded that the system is clearly unstable. Analysis presented earlier showed that the system would be unstable for L1 = 1425 microH while experimental results show a marginally stable system, thus lending support to the analysis.

Feedforward was added to the circuit and measurements of the open loop gain and phase margin were made. It is seen clearly from Figure 85 that the addition of feedforward removes the instability -- this is confirmed by recording the output voltage ripple. Figure 88 shows the output voltage ripple and it can clearly be seen that the oscillations that were present earlier without feedforward have been eliminated, making the system stable. The 250 Hz oscillation in Figure 88 is the injected disturbance. The analytical prediction that feedforward eliminates instability caused by input filter interaction is thus strongly supported by experimental data.

# ORIGINAL PAGE IS OF POOR QUALITY







Figure 87: Output voltage ripple without feedforward: (a) Y:0.2v/div X:5 msec/div. (b) Y:0.2v/div X:10 msec/div.






Figure 88: Output voltage ripple with feedforward: (a) Y:0.2v/div X:5 msec/div. (b) Y:0.2v/div X:10 msec/div.

#### 8.3 <u>CONCLUSIONS</u>

It is seen that the eigenvalue analysis program is a powerful tool for the analysis of stability. Using a buck regulator system a stability analysis was performed for various values of input filter inductance and it was observed that system instability was predicted for large values of inductance. A valuable crosscheck was provided by a program that calculated the closed loop poles and it was observed that the closed loop poles and the eigenvalues track very closely for all the values of inductance used, including those values for which system instability is predicted.

The addition of feedforward removes the instability at large values of inductance as the eigenvalue analysis presented shows. It is noticed that complete compensation of the input filter interaction is obtained for the design value of feedforward gain; any other value of feedforward gain results in incomplete compensation. It was demonstrated both from the eigenvalue analysis and the open loop gain and phase margin plots that a too large or too small value of feedforward gain would not be able to remove the instability caused by the input filter interaction.

Experimental measurements were made to confirm the analytical results presented. It was noticed that without feedforward the output voltage has large magnitude oscillations

indicating system instability. These oscillations occur at a value of input filter inductance for which the eigenvalue analysis also predicts instability thus tying in the analysis with experimental measurements. The addition of feedforward (with the gain set to its design value) completely removes these oscillations as measurement data show. Since the eigenvalue analysis also predicted stability with the addition of feedforward, it is thus concluded that the addition of feedforward does result in removing the system instability caused by input filter interaction with the regulator control loop.

#### Chapter IX

# EXTENSIONS OF THE CONCEPT OF INPUT FILTER COMPENSATION TO OTHER CONVERTER TYPES

The concept of feedforward loop compensation to mitigate converter--input filter interaction is extended to several other cases, three of which are discussed in this chapter.

### 9.1 EXTENSION TO OTHER TYPES OF REGULATOR CONTROL

The concept of feedforward compensation for the input filter has been developed with reference to a buck regulator. Extensive experimental data, together with analysis, confirm the validity of the concept. This was done exclusively on a buck converter with multiple-loop control and constant volt-sec duty cycle modulation. Use of other types of control are discussed in this section.

# 9.1.1 <u>Feedforward compensation for multiple-loop control</u> using other types of duty-cycle control

The feedforward design was presented in Chapter 5 where it was noted that the gain of the feedforward loop depends on the transfer function of the pulse modulator  $F_{M}$ . The transfer function  $F_{M}$  is dependent on the type of duty-cycle control used [2,8]. In this dissertation the constant volt-sec. type of duty-cycle control was used. However, it is

easy to see that for other types of duty-cycle control, for example for constant frequency control or constant of time control, the feedforward design procedure outlined in Chapter 5 is still valid. The feedforward design process presented earlier is general since it treated the pulse modulator in terms of its transfer gain only. Thus other types of duty-cycle control can be easily incorporated in the feedforward compensation after the transfer gain of the duty-cycle control is identified.

As an example for multi-loop constant frequency control the following pulse modulator gain is identified [8]:

$$F_{M} = \frac{2R_{4}C_{1}^{1}}{nM}$$

$$M = V_{1}(1-2D)T_{D}$$
(9-1)

In equation (9-1)  $T_{\rm p}$  is the constant switching period. Substitution into the feedforward loop gain expression from Chapter 5 results in:

where

$$c_2 = \frac{-D^2 nM}{V_0 \cdot 2R_4 C_1^*}$$
 (9-2)

For a constant supply voltage D and M would be constants and thus the feedforward gain would be a constant. An adaptive

feedforward circuit that tracks the supply voltage can be realized using equation (9-2).

For multi-loop constant off time control  $F_{\mathbf{M}}$  is identified as [8]:

$$F_{M} = \frac{2R_{4}C_{1}^{*}}{nM}$$

$$M = V_{T}T_{OFF}$$
(9-3)

where  $T_{\mathbf{OFF}}$  is the constant off time. Sustitution into the feedforward loop gain expression results in:

$$c_2 = \frac{-D^2 n V_I T_{OFF}}{V_O 2 R_A C_I^4}$$
 (9-4)

For a constant supply voltage D would be a constant and thus the gain would be a constant. An adaptive feedforward circuit that tracks the supply voltage variations can be realized from equation (9-4).

## 9.1.2 Feedforward compensation for single-loop control

A multi-loop feedback controlled buck regulator was used in the feedforward design discussed in Chapter 5. However, it is noted that in the design procedure the feedback loop transfer functions played no part in the feedforward design. This is evident since the feedforward gain is independent of the feedback loop transfer functions. For single loop feedback control the regulator can be represented by a generalized block diagram as shown in Figure 89 . The feedback loop has as its input the output voltage ripple and it can be represented as  $F_{\rm E}$ , as shown in Figure 89. Expressions for  $F_{\rm E}$  and  $F_{\rm M}$  are given in the literature [8], and it is noted that the transfer function  $F_{\rm E}$  essentially processes the small signal variation in the output voltage and feeds it to the pulse modulator exactly like  $F_{\rm DC}$  of Figure 28 . A feedforward loop that will sense the input filter state variables, process this information and feed it to the pulse modulator can thus be designed in a manner exactly as presented in Chapter 5. The transfer function  $F_{\rm M}$  would be a constant [6] and would be a part of the feedforward gain, exactly as it is in the design presented.

As an example the following is identified for single loop constant frequency control [6]:

$$F_{M} = (1/A_{O}T_{p}) \tag{9-5}$$

where  $A_{\mathbf{p}}$ ,  $T_{\mathbf{p}}$  are constants.

The error processor consists of an amplifier and a lead-lag compensation network and its transfer function  $F_E$  is available in the literature [6]. Since  $F_M$  is a constant the design of feedforward loop is relatively simpler as substitu-




Figure 89: Generalized small signal model for single loop control

tion into the feedforward gain expression of Chapter 5 shows:

$$c_2 = \frac{-V_0 A_0 T_p}{V_T^2} \tag{9-6}$$

For constant supply voltage the gain  $c_2$  is a constant. An adaptive feedforward circuit that tracks the supply voltage variations could be developed exactly as shown in Chapter 5.

It is thus seen that an extension of the feedforward concept to single loop control is easily affected.

# 9.2 FEEDFORWARD COMPENSATION FOR THE BUCK-BOOST AND BOOST REGULATORS

Extension of the feedforward concept to the two other types of regulators -- boost and buck-boost can be obtained following the outline presented in Chapter 5. A feedforward design for the buck-boost regulator is presented.

The state space model of the buck-boost regulator is shown in Figure 90. In the figure the feedforward loop has as its input the input filter state variables (inductor current and capacitor voltage). These two are multiplied by the transfer functions  $\mathbf{c_2}$  and  $\mathbf{c_3}$  whose properties have yet to be determined. This state space model is based on the model for the buck-boost power stage developed in Chapter 4. The

feedback loops form the standardized control module (SCM) developed earlier [2,7,8] and discussed in Chapter 5. The pulse modulator has as its transfer function  $\mathbf{F}_{\mathbf{M}}$  [8] and has as its input information regarding the state variables of both the input filter and the output filter. The total state feedforward/feedback error signal is thus used to modulate the duty cycle of the switch for loop gain correction.

The generalized small signal model for the buck-boost regulator is developed next and used to write the transfer function  $\hat{v}_{_{\rm Q}}/\hat{v}_{_{\rm X}}$  .

# 9.2.1 <u>Generalized small signal model for the buck-boost regulator</u>

The generalized small signal model is shown in Figure 91. The regulator is modeled according to the three basic functional blocks: power stage, error processor and duty cycle pulse modulator, as in Chapter 5. It is noticed that in this case the flux is a state variable, because it is continuous unlike the inductor current. The transfer functions  $F_3$ ,  $F_{AC}$  and  $F_{DC}$  play no part in the feedforward design process, as earlier in Chapter 5.

The power stage transfer functions  $F_{11}$  etc. are written as in Chapter 5, using the following equations:

$$T_{11}\hat{v_1} + T_{12}\hat{d} = \hat{v_0}$$
  
 $T_{21}\hat{v_1} + T_{22}\hat{d} = \hat{\phi}$ 

1

Total Control




Figure 90: State space model of the buck-boost regulator

$$T_{31}\hat{v_1} + T_{32}\hat{d} = \hat{v_{C1}}$$

$$T_{41}\hat{v_1} + T_{42}\hat{d} = \hat{i_{L1}}$$
(9-7)

Thus it is seen that

$$T_{11} = \frac{\hat{v}_0}{\hat{v}_T} \mid \hat{d} = 0 \qquad (9-8)$$

and

$$T_{11} = \frac{HF_{11}}{\Delta}$$

$$T_{12} = \frac{F_{12}}{\Delta}$$
(9-9)

The transfer functions  $T_{11}$ ,  $T_{21}$ ,  $T_{31}$  and  $T_{41}$  are developed with  $\hat{d}=0$  and the others with  $\hat{v}_7=0$ . The starting point for the derivation is again the small signal equivalent circuit model for the buck-boost regulator developed in Chapter 4.

Evaluation of transfer functions with  $\hat{d} = 0$ .

The equivalent circuit model with d = 0 is shown in Figure 92 In Figure 92 the input filter has been replaced by its forward transfer function H(s) and its output impedance Z(s), the expressions for H and Z being the same as in Chapter 5. From the equivalent circuit of Figure 92 the following are derived, assuming that  $\mathbf{R}_{\mathbf{C}\,\mathbf{I}} \,\cong\, \mathbf{0}$  :

$$T_{11} = \frac{H \cdot D_{1} \cdot D' \cdot R_{L} (1 + sCR_{C})}{\Lambda}$$

$$T_{21} = \frac{H \cdot L_{s} \cdot D_{1} (1 + sCR_{L})}{N_{s} \Lambda}$$
(9-10)




Figure 91: Generalized small signal model

$$T_{31} = \frac{H \cdot a_1}{\Delta}$$

$$ORIGINAL PAGE IS$$

$$T_{41} = \frac{\Delta - a_1 H}{(R_{L1} + SL1) \Delta}$$

$$OF POOR QUALITY$$

where

$$a_{1} = s^{2}L_{s}CR_{L} + sCR_{L}(R_{s} + D^{\dagger}R_{c} + \frac{L_{s}}{CR_{L}})$$

$$+ R_{s}DD^{\dagger}R_{c} + D^{\dagger}R_{L}$$

$$\Delta = a_{1} + D_{1}^{2}Z(1 + sCR_{L})$$

$$D_{1} = \frac{DN_{s}}{N_{p}}, \text{ where D is the duty cycle.}$$

$$R_{L} + R_{C} = R_{L}$$
(9-11)

Using the above equations the following can be derived:

$$F_{11} = D_{1} D^{\dagger}R_{L}(1 + sCR_{C})$$

$$F_{21} = \frac{L_{s}D_{1}(1 + sCR_{L})}{N_{s}}$$

$$F_{31} = a_{1}$$

$$F_{41} = \frac{\Delta/H - a_{1}}{(R_{L1} + sL1)}$$
(9-12)

The ESR of the capacitor  $R_{C1}$  has been neglected in the derivation for the same reasons as outlined in Chapter 5, while equation (5-9) is used in the derivation of  $T_{41}$ .

## ORIGINAL PAGE 13 OF POOR QUALITY




Figure 92: Small signal equivalent circuit with  $\hat{d}=0$ 

3.5

Evaluation of the transfer functions with  $\hat{v}_1 = 0$ .

The small signal equivalent circuit with  $\hat{\mathbf{v}}_{\mathbf{I}}$  =0 is shown in Figure 93 The following are derived from the equivalent circuit:

$$T_{12} = \frac{V_{o}(1 + scR_{c}) \left\{-D_{1}^{2}z + D^{*2}R_{L} - DsL_{s}\right\}}{DD^{*}\Delta}$$

$$T_{22} = \frac{L_{s} \left\{V_{o}(1 + scR_{L}) \left(-D^{*}D_{1}^{2}z + D^{*2}R_{L} - DsL_{s}\right) + DV_{o}a_{1}\right\}}{N_{s}DD^{*2}R_{L}\Delta}$$

$$T_{32} = \frac{V_{o}(1 + scR_{L})D_{1}^{2}z \left(DR + DsL_{s} - D^{*2}R_{L}\right) + V_{o}a_{1} \left(DR - D_{1}^{2}z\right)}{DD_{1}D^{*2}R_{L}\Delta}$$

$$T_{42} = -T_{32}/(R_{L1} + sL1)$$
(9-13)

where  $\triangle$  and  $\mathbf{a}_1$  are as defined earlier and

$$I = \frac{V_o}{R_L D^r}$$

$$V_1 = \frac{V_o}{D}$$
(9-14)

Using the above equations the following are derived:

$$F_{12} = \frac{V_{o}(1 + scR_{c}) \left\{-D_{1}^{2}z + D^{2}R_{L} - DsL_{S}\right\}}{DD^{2}}$$

$$F_{22} = \frac{L_{s} \left\{V_{o}(1 + scR_{L}) \left(-D^{2}D_{1}^{2}z + D^{2}R_{L} - DsL_{S} + DV_{o}A_{1}\right\}}{N_{s}DD^{2}R_{c}}$$

ORIGINAL PAGE IS OF POOR QUALITY




Figure 93: Small signal equivalent circuit with  $\hat{v}_{1} = 0$ 

$$F_{32} = \frac{V_{o}(1 + sCR_{L})D_{1}^{2}z(DR + DsL_{s} - D^{2}R_{L}) + V_{o}a_{1}(DR - D_{1}^{2}z)}{DD^{2}D_{1}R_{L}}$$

$$F_{42} = -F_{32}/(R_{L1} + sLL)$$

$$(9-15)$$
where  $R = R_{s}+DD^{2}R_{c}$ 

The feedback transfer functions  $F_3$ ,  $F_{AC}$  and  $F_{DC}$  constitute the two loop SCM feedback control scheme reported earlier [2,8]. The transfer functions are defined in the literature [2,7,8], and it is noted that they do not play any part in the design process, as in Chapter 5. The pulse modulator transfer function  $F_M$  depends on the type of duty cycle control used [7,8] and it will be seen that the feedforward loop gain depends on  $F_M$ , as earlier in Chapter 5.

### 9.2.2 Design of the Feedforward Loop

With  $\hat{v_I} = 0$  the following equations are derived from Figure 91 :

$$[\hat{v}_x + c_2\hat{v}_{C_3} + c_3\hat{i}_{T_{-1}}] F_M = \hat{d}$$
 (9-17)

and after substitution

$$\frac{\hat{v}_{O}}{\hat{v}_{x}} = \frac{(\frac{F_{12}}{\Delta})F_{M}}{1 - c_{2}(\frac{F_{32}}{\Delta})F_{M} - c_{3}(\frac{F_{42}}{\Delta})F_{M}}$$
(9-18)

In the absence of feedforward i.e. with  $c_2 = 0 = c_3$  it can be seen that

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{v_{o}(1 + sCR_{c}) \left\{-D_{1}^{2}Z + D^{12}R_{L} - DsL_{s}\right\}F_{M}}{DD^{1}\Delta}$$
(9-19)

The effect of peaking of Z is to cause a reduction in the gain of the transfer function and thus also in the open loop gain. It is also noticed that equation (9-18) shows the positive zero term in the transfer function.

With the addition of feedforward the effect of peaking of Z could be avoided by a proper choice of feedforward loop gains  $c_2$  and  $c_3$ . Two approximations are made to facilitate the design:

1. The effect of the positive zero is assumed to be negligible at the frequency at which Z peaks. Thus it is assumed that:

$$D^{12}R_{T_1} - DsL_S \approx D^{12}R_{L_1}$$
 (9-20)

This is not an unrealistic assumption since Z peaks at a much lower frequency.

2. It is also assumed that

$$DR - D_1^2 Z \simeq -D_1^2 Z \qquad (9-21)$$

at the frequency at which Z peaks. Again this is not an unrealistic assumption given the low value of R. Using the above assumptions, the following choice is made:

$$c_3 = 0$$

$$c_2 = \frac{-DD_1}{V_O^F_M}$$
(9-22)

Substitution into equation (9-18) leads to:

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{v_{o}(1+sCR_{L})\left\{-D_{1}^{2}Z+D^{2}R_{L}\right\}F_{M}}{DD^{*}\Delta} \frac{DD^{*}^{2}R_{L}D_{1}\Delta}{a_{1}DD_{1}\left\{-D_{1}^{2}Z+D^{2}R_{L}\right\}}$$
(9-23)

which leads to

$$\frac{\hat{v}_{o}}{\hat{v}_{x}} = \frac{V_{o}(1 + sCR_{L})D'R_{L}F_{M}}{Da_{1}}$$
(9-24)

It is seen from equation (9-24) that the transfer function is now independent of the peaking effect of Z. It is also noted that equation (9-24) is valid only at low frequencies where the two assumptions made earlier hold. The feedforward loop gains are very similar to the gains developed for the buck regulator, and are identical if  $N_{\rm S}=N_{\rm P}$ . It is also noted from equations (9-15) and (9-18) that the gain of  $F_{32}$ 

would be fairly small at frequencies other than the resonant frequencies at which Z peaks. Thus the addition of feedforward would not affect, in any noticable manner, the open loop gain and phase margin at any frequency other than those at which Z peaks. Thus the feedforward compensation is effective for most input filter designs because the filter resonant frequencies are relatively low in comparison to the positive zero.

### 9.2.3 Analytical and Experimental Verification

The buck-boost regulator shown in Figure 94 was used to obtain verification of the feedforward design. A multi-loop standardized control module (SCM) type feedback control was used [2,7,8]. The parameters of the converter are as follows:

### Power Stage Parameters:

$$V_{I}$$
 = 20 v  $V_{O}$  = 28 v D = 0.5833  $P_{O}$  = 28 watts  
 $L_{S}$  = 220 microH C = 300 microF  
 $R_{C}$  = 0.05 ohm  $R_{L}$  = 28 ohm (load)  
 $N_{S}$  =  $N_{P}$  = 33  $R_{S}$  = 0.087 ohm

### Pulse Modulator Parameters:

$$M = V_T T_{ON}^2 0.5*10^3 v-sec.$$

### Control Circuit Parameters:

$$E_R = 7v$$
  $R_{11} = 43.2 \text{ Kohm}$   $R_2' = 15 \text{ Kohm}$   $R_3 = 47.5 \text{ Kohm}$   $R_4 = 40 \text{ Kohm}$   $R_5 = 1.1 \text{ Kohm}$   $R_6 = 0.667$   $C_1' = 5600 \text{ pf}$   $C_2' = 32000 \text{ pf}$ 

### Input Filter Parameters

$$R_1 = 0.2 \text{ ohm}$$
  $L_1 = 325 \text{ microH}$   $C_1 = 200 \text{ microF}$   $R_2 = 0.02 \text{ ohm}$   $L_2 = 116 \text{ microH}$   $C_2 = 20 \text{ microF}$   $R_3 = 0.075 \text{ ohm}$  (ESR of  $C_1$ )

The regulator was operated in a predetermined duty cycle control mode (constant  $V_{T}T_{ON}$  control) [2,7,8].

The open loop gain can be written from Figure 91 as

$$G_{T}(s) = \frac{\left\{F_{DC}(\frac{F_{12}}{\Delta}) + F_{3}F_{AC}(\frac{F_{22}}{\Delta})\right\}F_{M}}{1-c_{2}(\frac{F_{32}}{\Delta})F_{M}}$$
 (9-25)

It is noted that in deriving the above equation  $c_3$  is set equal to zero since that is the design value. Equation (9-25) was used to plot the open loop gain and phase margin without input filter, with and without feedforward. The transfer functions  $F_{DC}$ ,  $F_5$ ,  $F_{AC}$  and  $F_M$  constitute the feedback and are defined in the literature [2,7,8], while  $F_{12}$ ,  $F_{22}$  and  $F_{32}$  were defined earlier in this chapter. Equation (9-25) is also valid for the case without input filter, all

ORIGINAL PAGE IE' OF POOR QUALITY




Figure 94: Schematic of a buck-boost regulator

that is necessary to do is to set Z=0, while for the case without feedforward  $c_2$  is set equal to zero. Figure 95 shows the calculated values of open loop gain and phase margin. It is important to note at this point that equation (9-25) is an exact equation and that the assumptions made earlier in the feedforward design process are not made in deriving this equation.

It is seen from Figure 95 (a) and (b) that the two stage input filter causes disturbances in the open loop gain and phase at the two resonant frequencies, but the addition of feedforward removes these disturbances. The feedforward loop is seen to be effective at both the resonant frequencies though at the higher frequency there is a drop in phase margin. The two assumptions made in the feedforward design process have not been used in calculating the open loop gain with feedforward, and thus it is seen that Figure 95 indicates that the feedforward is effective in eliminating input filter interaction with the regulator control loop.

The same regulator circuit was used to obtain experimental results using a single stage input filter:

 $R_{\rm LI}$ =0.2 ohm L =116 microH C1 = 20 microF The regulator was set up to measure the open loop gain and phase margin [8]. The nonadaptive feedforward circuit of Figure 67 was used in making the measurements. The feedfor-

# ORIGINAL PAGE TO OF POOR QUALITY




Figure 95: (a) Open loop gain: Calculated values without input filter, with ( $\Delta$ ) and without feedforward

A COUNTY AND THE CO

### ORIGINAL PAGE IS OF POOR QUALITY




Figure 95: (b) Open loop phase margin: Calculated values without input filter, and (△) and without feedforward

ward gain was calculated from equation (9-22) as -0.009 and this led to the following choice of feedforward circuit parameters:

 ${\rm C_f}=27~{
m microF}$   ${\rm R_{f\,I}}=5.6~{
m Kohm}$   ${\rm R_{f\,2}}=50~{
m ohm}$  The input of the feedforward circuit is the input filter capacitor voltage, and the output is subtracted from the output at the integrater in the feedback loop, as was done earlier.

Figure 96 shows some preliminary measurements obtained. It is noticed that the input filter causes a disturbance in open loop gain and phase margin at the resonant frequency but the feedforward compensates for the input filter interaction to some extent. The approximation of equation (9-20) is valid at low frequencies, thus if the input filter resonates at high frequencies the feedforward as designed may not be effective in completely compensating for input filter interaction. Measurements of Figure 96 were obtained using an input filter with a somewhat high resonant frequency which can be used to explain the fact that the feedforward is effective to a somewhat lesser degree in conpensating for the input filter interaction. Due to lack of time extensive experimental verification of the feedforward design was not possible; more measurement data is necessary to check the effect of feedforward on open loop gain and phase, and other performance specifications.

ORIGINAL PAGE 15 OF POOR QUALITY.




Figure 96: (a) Open loop gain: Measured values without input filter, with (•) and without feedforward




Figure 96: (b) Open loop phase margin: Measured values without input filter, with (\*) and without feedforward

The feedforward design process for the boost regulator would be identical to the one presented above; similar assumptions may be necessary to accommodate the positive zero in the boost regulator transfer function.

### 9.3 REMARKS

The following observations are made:

- 1. The feedforward design process presented in Chapter 5 is general; it can be used for any type of duty cycle control and for single loop or multi-loop feedback control schemes.
- 2. The problem of input filter interaction with the regulator control loop is present in the buck-boost regulator also and the concept of feedforward compensation can be extended to design a feedforward loop that eliminates the interaction.

### Chapter X

#### CONCLUSIONS AND FUTURE WORK

#### 10.1 CONCLUSIONS

A novel scheme for input filter compensation is presented in this dissertation. The input filter, while a necessary component of a switching regulator, interacts with the regulator control loop and this interaction can cause serious performance degradation such as loop instability, degradation of transient response, audiosusceptibility and the output impedance characteristics [3,4,5,6,10]. These problems are caused mainly by the peaking of the output impedance of the input filter and its interaction with the control loop.

Conventional input filter design techniques for single stage and two stage input filters [3,5,6] minimize the peaking effect but this often results in a penalty of weight or loss increase in the input filter. A novel feedforward compensation scheme is developed for buck regulators that eliminates the undesirable interaction between the input filter and the regulator control loop. The compensation scheme is implemented by a feedforward loop that senses the input filter state variables. Extensive analytical and experimental data confirm that the regulator is made immune to the peaking of the input filter output impedance.

The following points regarding the feedforward compensation scheme presented are noteworthy:

- 1. The feedforward design process is straightforward and it is seen that the feedforward loop gain is independent of the type of feedback control used and of the feedback loop transfer functions.
- 2. An important characteristic of the feedforward control scheme presented is its ease in implementation.
- 3. Extensive experimental data supported by analytical results show that significant improvement in performance is achieved with the use of feedforward in the following categories--
  - (a) open loop gain and phase margin;
  - (b) audiosusceptibility;
  - (c) output impedance; and
  - (d) transient response.

The data shows clearly that the peaking effect of the input filter output impedance is eliminated with the use of feedforward.

- 4. It is shown that the feedforward loop is independent of the input filter parameters and also independent of the input filter configuration.
- 5. Examination of the extensive experimental data confirm that the use of the feedforward compensation

- scheme does not have any detrimental effect on regulator performance.
- 6. If a switching regulator is acquired as a 'black box' for use in a system, providing an inadequate input filter could lead to system instability [4,5]. This is shown analytically using a program that calculates the eigenvalues of the system, and confirmed experimentally. It is then shown that the use of the feedforward compensation scheme can stabilize a system that was made unstable due to input filter interaction with the regulator control loop. Experimental verification of the stabilizing action of the feedforward loop is presented and this shows that an arbitrary input filter may be used with the feedforward-loop controlled regulator.
- 7. From the results presented it is logical to conclude that the feedforward loop can provide effective compensation for an unknown source impedance. For example, a preregulator which often has an unknown, dynamic output impedance can interact with a switching regulator downstream and result in system instability. The feedforward circuit effectively isolates the switching regulator from its source thus preventing interaction between the switching converter and equipment upstream.

- 8. The use of the feedforward compensation scheme removes some of the input filter design constraints thus making the input filter design process simpler and allows the input filter to be optimized. A high performance regulator system with an optimum input filter can thus be realized with the use of the feedforward compensation scheme.
- 9. The feedforward design concept presented can be easily extended to types of control other than those used
  in this dissertation.
- 10. Extension of the concept of feedforward compensation to other types of switching regulators is possible.

  Such a scheme for a buck-boost regulator is presented and preliminary results indicate the validity of the compensation scheme.

#### 10.2 SUGGESTIONS FOR FUTURE WORK

The following suggestions for future work are made:

1. The concept of feedforward compensation for buck-boost switching regulators needs to be verified experimentally. Data indicating the effect of using the feedforward scheme on performance categories like audiosusceptibility, output impedance, transient response and stability is also needed.

- An investigation into the use of the feedforward compensation scheme for the boost converter should be made.
- 3. The use of the feedforward loop is shown to isolate the regulator from its source, and this could be used to advantage in situations where regulators are put in series/parallel for load sharing.
- 4. Current injected control is an important mode of control and an investigation of the feasibility of using feedforward compensation for this type of control could be made.
- 5. Single loop control using the constant frequency duty cycle type control is very widely used and test results using feedforward compensation for this type of control are needed.
- 6. It may be possible to simplify the adaptive feedforward circuit by using the dc component of the input filter capacitor voltage instead of the supply voltage. This may have an effect on the transient response for a step change in supply voltage since then the duty cycle would change in accordance with changes in input filter capacitor voltage.

### Appendix A

# SOFTWARE FOR DISCRETE TIME SIMULATION OF A BUCK REGULATOR

```
DISCRETE TIME SIMULATION OF A BUCK CONVERTER.
      THIS PROGRAM SIMULATES THE STEADY-STATE BEHAVIOR AS WELL AS
      THE TRANSIENT PERFORMANCE FOR A BUCK REGULATOR
      WITH INPUT FILTER, WITHOUT FEEDFORWARD.
      DIMENSION X(6,9000), F1(6,6), F2(6,6), G1(6,4), G2(6,4), TIME(9000),
     1U(4), PHIF(6,6), PHIN(6,6), DF(6,4), DN(6,4), TVECT(6), TSWIT(2),
     2VISWIT(2), VO(9000), PHIFT(6.6), DFT(6,4), TVEC2(9000)
      DIMENSION F3(6,6),G3(6,4),TVEC3(6),PH:FT3(6,6),DFT3(6,4),
     1PH1F3(6,6), DF3(6,4)
C
      REAL L1, L, K1, K2, IQMAX
C
      DATA RL1,L1,C1.L,R0,RN,RC,C/1.0,325.E-6,20.E-5,230.E-6,0.2,0.65,
     20.067.300.E-6/
      DATA RL,R11,R12,R13,R14,C2,R4,CP1/20.0,33.3E3,16.7E3,2.E3,
     147.E3,0.01E-6,40.7E3,5600.E-12/
      DATA ER, ET, VI, EO/6.7,7.0,40.,20./
DATA TON, TOFMIN, TSWIT, VISWIT, VITON/2.20E-5,5.E-6,0.003,10.,
     125.0,50.,0.88E-3/
DATA NIT, FRAC, EPS, TF/10,0.5,5.E-6,0.012/
      DATA 10MAX, EQ, ED/8.0, 0.2, 0.7/
      CL1S=0.5291665
      VC1S=39.48866
      ECS≃7.0
      CLS=0.09291243
      VCS=20.05715
      ERS-20.05712
      VOS=19.99638
Ç
      TON=VITON/VI
      K1=(R12/(R14*(R11+R12)))+(1./R13)-(RN/R4)
      K1=K1-(RN*RO*(RL+RC))/(R4*RL*RC)
      K2=(RN/R4)-(1./R13)-(R12/(R14*(R11+R12)))
      DO 1 1=1.6
      DO 80 J=1.4
      G1(1,J)=0.
      G2(1,J)=0.
      DF(1,J)=0.
      DN(I,J)=0.
```

OF POOR QUALITY

ORIGINAL OF POOR

PAGE 18

```
DFT(1,J)=0.

DO 1 J=1,6

F1(1,J)=0.
 80
 1
        F2(1,J)=0.
C
        DO 2 (=1.6
        00 \ 2 \ J=1,6
        PHIFT(1,J)=0.
        PHIF(i, j)=0.
 2
        PHIN(I,J)=0.
        F1(1,1)=(-1.*RL1)/L1
F1(1,2)=-1./L1
F1(2,1)=1./C1
F1(2,4)=-1./C1
        F1(3,2)=(-1,*RN)/(CP1*R4)
F1(3,4)=(-1,*RL*RC*K1)/(CP1*(RL*RC))
        F1(3,5)=(RL*K2)/(CP1*(RL+RC))
        F1(3,6)=1./(CP1#R13)
        F1(4,2)=1./L
        F1(4,4)=(-1.*RO)/L+(-1.*RC*RL)/(L*(RC+RL))
        F1(4,5)=(-1.*RL)/(L*(RC+RL))
F1(5,4)=RL/(C*(RL+RC))
F1(5,5)=-1./(C*(RL+RC))
F1(6,4)=(RL*RC)/(C2*R13*(RL+RC))
F1(6,5)=RL/(C2*R13*(RL+RC))
        F1(6,6)=-1./(C2*R13)
        G1(1,1)=1./Li
        G1(3,2)=1./(CP1#R14)
        G1(3.3)=RN/(CP1+R4)
        G1(4,3)=-1./L
        DO 3 1=1.6
        DD 3 J=1,6
        F2(1,J)=F1(1,J)
        F2(2,4)=0.
        F2(3,2)=0.
        72(4,2)=0.
        G2(1,1)=G1(1,1)
        G2(3,2)=G1(3,2)
        G2(3,4)=RN/(CP1#R4)
        G2(4,4)=-1./L
        DO 530 I=1.6
        DO 531J=1,6
```

OF POOR

```
f3(1,J)=F2(1,J)
      DO 532 J=1,4
G3(1,J)=G2(1,J)
 532
 530
       CONTINUE
       DO 535 I=1.6
       F3(4,1)=0.0
      F3(1,4)=0.0
       DO 536 I=1,4
536
C
      G3(4,1)=0.0
       NSW! T=0
       ITEMP=NSWIT+1
       TXX=TSWIT( ITEMP)
       NT=0.1+1./FRAC
TOFF=TON*(VI-EO)/EO
       TIME(1)=0.0
       ND=1
       M=0
       1T=0
       T=FRAC#TOFF
С
       CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
C
      T=FRAC*TON CALL STRAN(T, PHIN, DN, F1, G1, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
       WRITE(6,704)
      FORMAT(//, ' VALUES OF X ON THE NEXT PAGE')
      X(1,1)=CL1S
X(2,1)=VC1S
X(3,1)=ECS
X(4,1)=CLS
       X(5,1)=VCS
      X(6,1)=ERS
       VO(11=VOS
       U(1)=Vi
       U(2)=ER
       U(3)=EQ
       U(4)=ED
       IF(X(3,ND).GE.ET) GO TO 60
      TEMPA=ABS(X(3,ND)-ET)
```

302

```
ORIGINAL
OF POOR
     PAGE
QUALITY
```

```
IF(TEMPA, LT, EPS) GO TO 40
 20
      CONTINUE
      IF(X(3,ND), LT, ET) GO TO 28
      ****************
Č
      MINIMUM OFF TIME CALCULATION #
      T=TOFMIN
      CALL STRAN(T.PHIFT.DFT.F2.G2.6.4.6.4.1.0.EPS.DIFMAX,ITER,IFLAG)
      DO 6 I=1,6
      TVEC1(1)=X(1,ND)
      CALL FUTURE (TVECT, U, PHIFT, DFT, 6, 6, 6, 4, 6, 6, 6, 4, 1)
      TEMP=TIME(ND)
      ND=ND+1
      TIME(ND)=TEMP+T
      DO 7 1=1,6
      X(I,ND)=TVEC1(I)
 7
      VO(ND)=(RL*RC)*X(4,ND)/(RL+RC)+RL*X(5,MD)/(RL+RC)
      IF(X(4,ND).GT.0.0) GO TO 570
      ITÍ≓Ò
 571 IF(ABS(X(4,ND)).LT.EPS) GO TO 579
      |T|=|T|+1
      IF(NIT.GE.NIT) GO TO 100
      SLOPE3=F2(4,4) #X(4,ND)+F2(4,5) #X(5,ND)+G2(4,4) #U(4)
      T3=-X(4,ND)/SLOPE3
      CALL STRAN(T3, PHIFT3, DFT3, F2, G2, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 572 I=1.6
 572 TVEC3(1)=X(1,ND)
      CALL FUTURE (TVEC3, U, PHIFT3, DFT3, 6, 6, 6, 4, 6, 6, 6, 4, 1)
      TIME(ND)=TIME(ND)+T3
      DO 573 1=1,6
 573 X(1,ND)=TVEC3(1)
      VO(ND)=RL*RC*X(4.ND)+RL*X(5.ND)
      VO(ND)=VO(ND)/(RL+RC)
      GO TO 571
579 CONTINUE
      CALL STRAN(T3.PHIF3.DF3,F3.G3,6,4,6,4,1,0,EPS,DIFMAX,ITER,IFLAG)
DO 574 I=1,6
574 TVEC3(1)=X(1,ND)
      X(4,ND)=0.0
      CALL FUTURE(TVEC3, U, PHIF3, DF3, 6, 6, 6, 4, 6, 6, 6, 4, 1)
      TEMP=TIME(ND)
```

C

Ċ

OF POOR

```
ND=ND+1
TIME(ND)=TEMP+T3
DO 575 l=1,6
575 X(I,ND)=TVEC3(1)
     VO(ND)=(RL*X(5,ND))/(RL+RC)
     CONTINUE
      GO TO 40
C
Ċ
     *************************
     Ċ
Č
č
28
     T=FRAC*TOFF
      0=T!
25
     CONTINUE
     D0 8 I=1,6
     TVEC1(1)=X(1,ND)
1F(ND.LT.300) GO TO 5000
8
     WRITE(6,706)
     FORMAT(//, STATE VECTOR IN OFF TIME')
     WRITE(6,9004)(TVEC1(1), I=1,6)
9004 FORMAT(6F15.11)
WRITE(6, #) VO(ND)
     IF(X(4,ND).LE.0) GO TO 502
     CALL FUTURE(TVECT, U, PHIF, DF, 6, 6, 6, 4, 6, 6, 6, 4, 1)
     TEMP=TIME(ND)
     ND=ND+1
     TIME(ND)=TEMP+T
     DO 9 1=1,6
     X(1,ND)=TVEC1(1)
VO(ND)=RL#RG#X(4,ND)+RL#X(5,ND)
     VO(ND)=VO(ND)/(RL+RC)
GO TO 520
502
     CONTINUE
   ******************************
   ITI=0
```



ORIGINAL OF POOR

PAGE IS

```
IF(ABS(X(4,ND)).LT.EPS) GO TO 509
      ITi=ITi+i
      IF(ITI.GE.NIT) GO TO 100
      SLOPE3=F2(4,4)*X(4,ND)+F2(4,5)*X(5,ND)+G2(4,4)*U(4)
      T3=-X(4,ND)/SLOPE3
      CALL STRAN(T3, PHIFT3, DFT3, F2, G2, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 504 1=1.6
     TVEC3(1)=X(1,ND)
CALL FUTURE(TVEC3,U,PHIFT3,DFT3,6,6,6,4,6,6,6,4,1)
      TIME(ND)=TIME(ND)+T3
      DO 505 1=1.6
      X(1,ND)=TVEC3(1)
      VO(ND)=RL#RC#X(4, ND)+RL#X(5, ND)
      VO(ND)=VO(ND)/(RL+RC)
      GO TO 503
      CONTINUE
 509
      CALL STRAN(T, PHIF3, DF3, F3, G3, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 5401=1.6
      TVEG3(1)=X(1,ND)
      X(4,ND)=0.0
      CALL FUTURE(TVEC3, U, PHIF3, DF3, 6, 6, 6, 4, 6, 6, 6, 4, 1)
      TEMP=TIME(ND)
      ND=ND+1
      TIME(ND)=TEMP+T
      DO 511 1=1,6
     X(I,ND)=TVEC3(I)
      VO(ND)=(RL*X(5,ND))/(RL+RC)
 520
      CONTINUE
      IF(X(3,ND).GE.ET) GO TO 30
      GO TO 25
C
      *******************************
C
C
      CALCULATION TO HIT THRESHOLD WHEN
C
      C
C
 30
      IF(ABS(X(3,ND)-ET).LT.EPS) GO TO 40
      1T=1T+1
      IF(IT.GE.NIT) GO TO 100
      SLOPE=F2(3,4)*X(4,ND)+F2(3,5)*X(5,ND)+F2(3,6)*X(6,ND)
      SLOPE=SLOPE+G2(3,2)#Ú(2)
      T=(ET-X(3,ND))/SLOPE
C
```

```
.
```

OF POOR QUALITY

```
CALL STRAN(T, PHIFT, DFT, F2, G2, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 10 1=1,6
      TVEC1(1)=X(1,ND)
      CALL FUTURE (TVEC1, U, PHIFT, DFT, 6, 6, 6, 4, 6, 6, 6, 4, 1)
      TIME(ND)=TIME(ND)+T
      DO 11 1=1.6
      X(1,ND)=TVEG1(1)
VO(ND)=RL*RC*X(4,ND)+RL*X(5,ND)
11
      VO(ND)=VO(ND)/(RL+RC)
      GO TO 30
 40
      CONTINUE
      IF(ND.LT.300) GO TO 5001
      WRITE(6,440) TIME(ND)
      FORMAT(/, 'SWITCH ON TIME=', F15.11)
 5001 CONTINUE
      IF(TIME(ND).GE.TF) GO TO 120
      C
C.
      CHANGE VI, TON, TOFF AT THE SWITCHING
      INSTANT. ALSO CHANGE PHIF, DF, IF
      NECESSARY.
      *******************
      IF(TIME(ND).LT.TXX) GO TO 60
      NSWIT=NSWIT+1
      ITEMP=NSWIT+1
      TXX=TSWIT( ITEMP)
      VI=VISWIT(NSWIT)
      TON=VITON/V:
      TOFF=TON*(V1-EO)/EO
      U(1)=VI
      T=FRAC*TDFF
      CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
C.
      T=FRAC#TON
C
      CALL STRAN(T,PHIN,DN,F1,G1,6,4,6,4,1,0,EPS,DIFMAX,ITER,IFLAG)
60
      CONTINUE
      M=0
      T=FRAC*TON
```

POOR

```
CCC
      ON TIME CALCULATION
      C
      CONTINUE
      DO 12 I=1,6
      TVEG1(I)=X(I,ND)
      IF(ND.LT.300) GO TO 5002
WRITE(6,709)
709 FORMAT(//, STATE VECTOR IN ON TIME')
WRITE(6,9005)(TVEC1(1),1=1,6)
9005 FORMAT(6F15.11)
WRITE(6,*) VO(ND)
 5002 CONTINUÉ
      CALL FUTURE(TVEC1, U, PHIN, DN, 6, 6, 6, 4, 6, 6, 6, 4, 1)
C
      TEMP=TIME(ND)
      ND=ND+1
      TIME(ND)=TEMP+T
      DO 13 I=1.6
      X(I,ND)=TVEC1(I)
      VO(ND)=RL*RG*X(4,ND)+RL*X(5,ND)
      VO(ND)=VO(ND)/(RL+RC)
      M=M+1
      IF(X(4,ND).GE.IQMAX) GO TO 70
      IF(M, LT, NT) GO TO 65
      GO TO 999
C
      *****************************
     CALCULATION TO FIND WHEN INDUCTOR CURRENT HITS THE THRESHOLD VALUE.
      ***********************************
      CONTINUE
      1T=0
      IF(ABS(X(4,ND)-IQMAX).LE.EPS) GO TO 999
      1T=1T+1
      IF(IT.GE.NIT) GO TO 100
      SLOPE2=X(2,ND)*F1(4,2)+X(4,ND)*F1(4,4)+X(5,ND)*F1(4,5)
     T=(IQMAX-X(4,ND))/SLOPE2
      CALL STRAN(T, PHIFT, DFT, F1, G1, 6, 4, 6, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
```

```
DO 15 I=1,6
       TVEC1(1)=X(1,ND)
CALL FUTURE(TVEC1,U,PHIFT,DFT,6,6,6,4,6,6,6,4,1)
       TIME(ND)=TIME(ND)+T
       DO 16 I=1.6
       X(I,ND)=TVEC1(I)
       VO(ND)=RL*RC*X(4,ND)+RL*X(5,ND)
VO(ND)=VO(ND)/(RL+RC)
       GO TO 71
       CONTINUE
       IF(ND.LT.300) GO TO 5003
       WRITE(6,442) TIME(ND)
       FORMAT(/, 'SWITCH OFF TIME=', F15.11)
 5003 CONTINUE
       IF(TIME(ND). LT.TF) GO TO 20
       GO TO 120
       CONTINUE
       WRITE(6,204) TIME(ND)
FORMAT(/, MAXIMUM ITERATION AT TIME=',F15.11)
 120
       CONTINUE
       DO 104 1=1,ND
       WRITE(8, 103) TIME(1), X(3, 1)
 103
       FORMAT(2E20.10)
 104
       CONTINUE
       DO 105 I=1,ND
       WRITE(8, 103) TIME(1), X(4,1)
       CONTINUE
       DO 106 I=1,ND
       WRITE(8, 103) TIME(1), VO(1)
      CONTINUE
       DO 107 I=1,ND
       WRITE(8, 103) TIME(1),X(2,1)
       CONTINUE
       DO 14 1=1,ND
       TVEC2(1)=VO(1)
       CALL ABPLOT(ND, TIME, TVEC2)
       STOP
       END
C
C
    1 SUBROUTINE STRAN(TAU, PHI, THETA, A, B, NA, NB, MA, MB, MODE, NTERMS,
     1 TOL, DIFMAX, ITER, IFLAG)
```

```
ORIGINAL
OF POOR
PAGE IS
```

```
PHI(NA.NA). THETA(NA.NB).A(NA.NA).B(NA.NB).
    1 WORK1(10,10), WORK2(10,10), DUMMY(1,1), FAC1, CON1, FAC2, CON2
     C1=1
     TS=TAU
     DO 4 I=1, MA
     DO 2 J=1.MA
     WORK1(I,J)=0
     WORK2(1,J)=0
   PHI(I,J)=0
2 CONTINUE
     WORK1(1,1)=1
WORK2(1,1)=TAU
PHI(1,1)=1
   4 CONTINUE
     DO 6 I=1.MA
     DO 6 J=1.MB
   6 \text{ THETA}(1,J)=0
     DITMAX=1.E8
     ND0=50
     IF(NTERMS.GT.O) NDO=NTERMS
     FACT=1
     1FLAG=0
     DO 1000 1=1.NDO
     CALL MXMUL(DUMMY, WORKT, A, TS, T, T, 10, 10, NA, NA, MA, MA, MA, NA, 1)
     FAC1=FAC1#1
     CON1=1./FAC1
     IF(NTERMS.EQ.O.AND.1.GE.4) CALL SERROR(PHI, WORK1, CON1, NA, NA,
    1 10,10,MA,MA,DIFMAX)
     CALL MXADD(DUNMY, PHI, WORK1, C1, CON1, 1, 1, NA, NA, 10, 10, MA, MA, 1)
     IF(MODE.EQ.2) GO TO 500
     FAC2=FAC1*(1+1)
     CON2=TAU/FAC2
     CALL MXADD(DUMMY, WORKE, WORKE, C1, CON2, 1, 1, 10, 10, 10, 10, MA, MA, 1)
 500 CONTINUE
     ITER=1
     1F(NTERMS.GT.O.OR.1.LT.4) GO TO 1000
     IF(DIFMAX.LE.TOL) GO TO 1100
1000 CONTINUE
1100 CONTINUE
     IF(MODE.EQ.1) CALL MXMUL(THETA, WORK2, B, C1, NA, NB, 10, 10, NA, NB,
    1 MA, MA, MA, MB, 2)
     IF(ITER.EQ.NDO.AND.NTERMS.EQ.O) IFLAG=1
     RETURN
```

OF POOR QUALITY

```
END.
C
C
     1 SUBROUTINE SERROR(AMX,BMX,GCC,IA,JA,IB,JB,IDO,JDO,DIFMAX)
DIMENSION AMX(IA,JA),BMX(IB,JB)
        DIFMAX=1.E-30
        DO 100 l=1,100
        DO 50 J=1,JDO
       IF(AMX(1,J).EQ.0.0 ) GO TO 50
CHANGE= ABS(BMX(1,J)*CCC/AMX(1,J))
        IF (CHANGE, GT. DIFMAX) DIFMAX=CHANGE
    50 CONTINUE
  100 CONTINUE
        RETURN
        END.
     1 SUBROUTINE FUTURE(X, V, PHI, THETA, LP, MP, LT, MT, IP, JP, IT, JT, MODE)
         DIMENSION
                              X(MP), V(MT), PHI(LP, MP), THETA(LT, MT), TEMP(20)
        DO 20 1=1, IP
        SUM=0
        DO 10 J=1,JP
    10 SUM=SUM+PHI(1,J)#X(J)
    20 TEMP(1)=SUM
        DO 30 1=1, IP
    30 X(1)=TEMP(1)
        IF(MODE, EQ. 2) RETURN
       DO 60 I=1, IT
        SUM=0
    DO 50 J=1,JT
50 SUM=SUM+THETA(1,J)*V(J)
        X(1)=X(1)+SUM
    60 CONTINUE
RETURN
        END
C
C
     1 SUBROUTINE MXADD(RMX, AMX, BMX, ACC, BCC, IR, JR, IA, JA, IB, JB, IDO, JDO,
      1 MODE)
       DIMENSION AMX(IA,JA),BMX(IB,JB),RMX(IR,JR1 IF(IA.LT.IDO.OR.JA.LT.JDO) GO TO 999 LF(IB.LT.IDO.OR.JB.LT.JDO) GO TO 999
        GO TO (10,100), MODE
```

```
10 CONTINUE
       DO 50 I=1, IDO
DO 50 J=1, JDO
   50 AMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
       GO TO 300
  100 CONTINUE
       IF(IR.LT.IDO.OR.JR.LT.JDO) GO TO 999
       DO 200 I=1.1DO
       DO 200 J=1,JD0
  200 RMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC 300 RETURN
  999 CONTINUE
       RETURN
       END
C
Č
    1 SUBROUT!HE MXMUL(RMX, AMX, BMX, GCC, IR, JR, IA, JA, IB, JB, IDA, JDA, IDB, JDB
      1, MODE)
       DIMENSION AMX(1A,JA), BMX(1B,JB), RMX(1R,JR), TEMP(20) | F(1DA*1DB*JDA*JDB.GT.1A*1B*JA*JB) GO TO 999
        DIMENSION
       IF(JDB.GT.JDA) GO TO 999
      GO TO (10,210), MODE
   10 DO 100 1=1, IDA
       DO 20 L=1,JDA
   20 TEMP(L)=AMX(I,L)
      DD 80 J=1,JDB
       SUM=0
   DO 40 K=1,JDA
40 SUM=SUM+TEMP(K)*BMX(K,J)
      AMX(1,J)=SUM*CCC
   80 CONTINUE
  100 CONTINUE
      GO TO 600
  210 CONTINUE
      IF(IR.LT.IDA.OR.JR.LT.JDB) GO TO 999
      DO 400 I=1.1DA
      DO 380 J=1.JDB
      SUM=0
      DO 340 K=1,JDA
  340 SUM=SUM+AMX(1,K)#BMX(K,J)
  RMX(1,J)=SUM#CCC
  400 CONTINUE
```

600 RETURN 999 CONTINUE RETURN END

OF POOR QUALITY

```
C
       DISCRETE TIME SIMULATION OF A BUCK CONVERTER
00000
       THIS PROGRAM SIMULATES THE STEADY-STATE BEHAVIOR AS WELL AS
       THE TRANSIENT PERFORMANCE FOR A BUCK REGULATOR
       WITH INPUT FILTER AND WITH FEEDFORWARD.
      DIMENSION X(7,9000),F1(7,7),F2(7,7),G1(7,4),G2(7,4),TIME(9000),
1U(4),PHIF(7,7),PHIN(7,7),DF(7,4),DN(7,4),TVEC1(7),TSWIT(2),
      2VISWIT(2), VO(9000), PHIFT(7,7), DFT(7,4), TVEC2(9000)
       D: MENSION F3(7,7), G3(7,4), TVEC3(7), PHIFT3(7,7), DFT3(7,4),
      1PH1F3(7,7),DF3(7,7)
C
       REAL L1, L, K1, K2, IQMAX, K3
C
       DATA RL1,L1,C1,L,R0,RN,RC,C/1.0,325.E-6,22.E-5,230.E-6,0.2,0.65,
      20.067.30G.E-6/
       DATA RL, R11, R12, R13, R14, G2, R4, CP1/20.0, 33.3E3, 16.7E3, 2.E3,
      147.E3,0.01E-6,40.7E3,5600.E-12/
       DATA ER, ET, VI, EO/6.7,7.0,40.,20./
       DATA TON, TOFMIN, TSWIT, VISWIT, VITON/2.20E-5, 5.E-6, 0.003, 10.0,
      125.,50.,0.88E-3/
       DATA NIT, FRAC, EPS, TF/10,0.1, 10.E-6,0.0120/
       DATA 1QMAX, EQ, ED/6.0,0.2,0.7/
       DATA RF1,RF2,CF,VFS/5.1E3,90.970,27.E-6,0.0507E-1/
       CL1S=0.69552390
       VC1S=39.87245
       ECS=7.0
       GLS=0.40158130
       VCS=20.06141
       ERS=20.06143
       VOS=20.02125
       VFS=+0.38948170
C
       TON=VITON/VI
       K1=(R12/(R14*(R11+R12)))+(1./R13)-(RN/R4)
K1=K1-(RN*RO*(RL+RC))/(R4*RL*RC)
       K2=(RN/R4)-(1./R13)-(R12/(R14#(R11+R12)))
       K3=RF2/(RF1+RF2)
       DO 1 (≈1.7
       DO 80 J=1.4
       GI(I,J)=0.
       G2\{1,J\}=0.
```

```
į
```

OF POOR

PAGE IS

```
DF(1,J)=0.

DN(1,J)=0.
  DFT(1,J)=0.
  DO 1 J=1.7
  F1(1,J)=0.
  F2(1,J)=0.
  DO 2 J=1,7
DO 2 J=1,7
  PHIFT(1,J)=0.
PHIF(1,J)=0.
PHIN(1,J)=0.
 F1(1,1)=(-1.#RL1)/L1
F1(1,2)=-1./L1
F1(2,1)=1./C1
F1(2,3)=-1./(C1#(RF1+RF2))
  F1(2,5)=-1./C1
F1(3,1)=1./C1
   F1(3,3)=(-1.#(CF+C1))/(CF#C1#(RF1+RF2))
F1(3,3)=0
F1(3,5)=-1,/C1
F1(4,1)=(-1.*K3)/C1
F1(4,2)=(-1.*RN)/(CP1*R4)
F1(4,3)=(K3*(CF+C1))/(CF*C1*(RF1+RF2))
F1(4,5)=(K3/C1)-((RL*RC*K1)/(GP1*(RL+RC)))
F1(4,6)=(RL*K2)/(CP1*(RL+RC))
F1(4,7)=1./(CP1*R13)
F1(5,2)=1./L
F1(5,5)=((-1.*RC)/L)+((-1.*RC*RL)/(L*(RC+RL)))
F1(5,6)=(-1.*RL)/(L*(RC+RL))
F1(6,6)=RL/(C*(RL+RC))
F1(6,6)=-1./(C*(RL+RC))
F1(7,5)=(RL*RC)/(C2*R13*(RL+RC))
F1(7,6)=RL/(C2*R13*(RL+RC))
F1(7,7)=-1./(C2*R13)
G1(1,1)=1./L1
   F1(3,3)=0
G1(1,1)=1./L1
G1(4,2)=1./(GP1#R14)
G1(4,3)=RN/(GP1#R4)
G1(5,3)=-1./L
 DO 3 I=1,7
DO 3 J=1,7
 F2(1,J)=F1(1,J)
```

```
.
```

ORIGINAL PAGE IS

```
F2(2,5)=0.
F2(3,5)=0.
F2(3,5)=0
F2(4,2)=0.
F2(4,5)=(-1.*RL*RG*K1)/(CP1*(RL*RG))
F2(5,2)=0.
G2(1,1)=G1(1,1)
G2(4,2)=G1(4,2)
G2(4,4)=RN/(CP1*R4)
G2(5,4)=-1./L
D0 530 1=1,7
D0 531 J=1.7
         DO 531 J=1.7
        F3(1,J)=F2(1,J)
 531
         DO 532 J=1,4
         G3(1,J)=G2(1,J)
CONTINUE
 530
         DO 535 I=1,7
         F3(5,1)=0.0
         F3(1,5)=0.0
         DO 536 I=1,4
        G3(5,1)=0.0
         NSWIT=0
         TEMP=NSWIT+1
         TXX=TSWIT(TEMP)
         NT=0.1+1./FRAC
         TOFF=TON*(VI-EO)/EO
         TIME[1]=0.0
         ND=1
         M=O
         1 T=0
         T=FRAG#TOFF
         CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
C
         T=FRAC#TON
CALL STRAN(T, PHIN, DN, F1, G1, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
        WRITE(6,704)
FORMAT(//, VALUES OF X ON THE NEXT PAGE')
        X(1,1)=GL1S
X(2,1)=VC1S
X(3,1)=VFS
```

```
OF POOR QUALITY
```

```
X(4,1)=EGS
X(5,1)=CLS
X(6,1)=VGS
       X(7,1)=ERS
VO(1)=VOS
       U(1)=VI
       U(2)=ER
       U(3)=EQ
       U(4)=ED
       IF(X(4,ND).GE.ET) GO TO 60
TEMPA=ABS(X(4,ND)-ET)
       IF(TEMPA.LT.EPS) GO TO 40
 20
       CONTINUE
C
       1F(X(4,ND).LT.ET) GO TO 28
       ********************************
C
C
       MINIMUM OFF TIME CALCULATION
Ċ
       ***************************
С
       CALL STRAN(T, PHIFT, DFT, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
       DO 6 1=1,7
       TVEC1(I)=X(I,ND)
       CALL FUTURE (TVEC1, U, PHIFT, DFT, 7, 7, 7, 4, 7, 7, 7, 4, 1)
       TEMP=TIME(ND)
       ND=ND+1
       TIME(ND)=TEMP+T
       D0 7 1=1.7
       X(1,ND)=TVEC1(1)
VO(ND)=(RL*RC)*X(5,ND)/(RL+RC)+RL*X(6,ND)/(RL+RC)
IF(X(5,ND).GT.0.0) GO TO 570
       ITI=Ò
       IF(ABS(X(5,ND)).LT.EPS) GO TO 579
 571
       if(ifi.ge.NIT) GO TO 579
SLOPE3=F2(5,5)*X(5,ND)+F2(5,6)*X(6,ND)+G2(5,4)*U(4)
T3=-X(5,ND)/SLOPE3
       CALL STRAN(T3, PHIFT3, DFT3, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
       DO 572 |=1.7
 572 TVEC3(1)=X(1,ND)
```

PAGE IS

```
CALL FUTURE(TYEC3, U, PH) FT3, DFT3, 7, 7, 7, 4, 7, 7, 7, 4, 1) TIME(ND)=TIME(ND)+T3
       DO 573 1=1.7
 573 X(1,ND)=TVEC3(1)
       VO(ND)=RL*RC*X(5,ND)+RL*X(6,ND)
       VO(ND)=VO(ND)/(RL+RC)
       GO TO 571
       CONTINUE
       CALL STRAN(T3, PHIF3, DF3, F3, G3, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 574 I=1,7
TVEC3(1)=X(1,ND)
X(5,ND)=0.0
       CALL FUTURE(TVEC3, U, PHIF3, DF3, 7, 7, 7, 4, 7, 7, 7, 4, 1)
       TEMP=TIME(ND)
       ND=ND+1
       TIME(ND)=TEMP+T3
       DO 575 1=1.7
       X(1,ND)=TVEC3(1)
       VO(ND)=(RL#X(6,ND))/(RL+RC)
 570
       CONTINUÈ
       GO TO 40
       ********************************
C
C.
       OFF TIME CALCULATION
C
       T=FRAC#TOFF
       1T=0
       CONTINUE
       DO 8 I=1.7
       TVEC1(!)=X(!,ND)
       IF(ND.LT.300) GO TO 5000
      WRITE(6,706)
FORMAT(//, STATE VECTOR IN OFF TIME')
WRITE(6,9004)(TVEC1(1), I=1,7)
 9004 FORMAT(7F15.11)
       WRITE(6,#) VO(ND)
 5000 CONTINUÉ
       IF(X(5,ND).LE.D.O) GO TO 502
      CALL FUTURE(TVEC1, U, PRIF, DF, 7, 7, 7, 4, 7, 7, 7, 4, 1)
       TEMP=TIME(ND)
```

```
ND=ND+1
     TIME(ND)=TEMP+T
     D091=1,7
     X(1,ND)=TVEC1(1)
VO(ND)=RL*RC*X(5,ND)+RL*X(6,ND)
VO(ND)=VO(ND)/(RL*RC)
     GO TO 520
     CONTINUE
   *******************************
   1F(ABS(X(5,ND)).LT.EPS) GO TO 509
     |T|=|T|+1
     IF(ITI.GE.NIT) GO TO 100
     SLOPE3=F2(5,5)*X(5,ND)+F2(5,6)*X(6,ND)+G2(5,4)*U(4)
     T3=-X(5,ND)/SLOPE3
     CALL STRAN(T3, PHIFT3, DFT3, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
     DO 504 1=1,7
TVEC3(1)=X(1,ND)
CALL FUTURE(TVEC3,U,PHIFT3,DFT3,7,7,7,4,7,7,7,4,1)
     TIME(ND)=TIME(ND)+T3
     DO 505 1=1.7
     X(1,ND)=TVEC3(1)
VO(ND)=RL*RC*X(5,ND)+RL*X(6,ND)
     VO(ND)=VO(ND)/(RL+RC)
     GO TO 503
     CONTINUE
     CALL STRAN(T, PHIF3, DF3, F3, G3, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
     DO 540 l=1.7
     TVEC3(1)=X(1,ND)
     X(5,ND)=0.0
     CALL FUTURE(TVEC3, U, PHIF3, DF3, 7, 7, 7, 4, 7, 7, 7, 4, 1)
     TEMP=TIME(ND)
     ND=ND+1
     TIME(ND)=TEMP+T
     DO 511 1=1,7
     X(1,ND)=TVEC3(1)
     VO(ND)=(RL#X(6,ND))/(RL+RC)
     CONTINUE
520
     IF(X(4,ND).GE.ET) GO TO 30
```

ŀ

```
GO TO 25
C
       ************************************
       CALCULATION TO HIT THRESHOLD WHEN
G
       X(3)=ET.
C
       ************************************
       IF(ABS(X(4,ND)-ET).LT.EPS) GO TO 40
       1T=1T+1
       IF(IT.GE.NIT) GO TO 100
     SLOPE=F2(4,1)*X(1,ND)+F2(4,3)*X(3,ND)+F2(4,5)*X(5,ND)+
1F2(4,6)*X(6,ND)+F2(4,7)*X(7,ND)
SLOPE=SLOPE+G2(4,2)*U(2)+G2(4,4)*U(4)
       T=(ET-X(4, ND))/SLOPE
C .
       CALL STRAN(T, PHIFT, DFT, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
C
       DO 10 I=1,7
       TVEC1(1)=X(1,ND)
 10
      CALL FUTURE (TVEC1, U, PHIFT, DFT, 7, 7, 7, 4, 7, 7, 7, 4, 1)
       TIME(ND)=TIME(ND)+T
       D0 11 1=1.7
      X(1,ND)=TVEC1(1)
       VO(ND)=RL^{+}RC+X(5,ND)+RL+X(6,ND)
       VO(ND)=VO(ND)/(RL+RC)
       GO TO 30
      CONTINUE
       IF(ND.LT.1000) GO TO 5001
      WRITE(6,440) TIME(ND)
      FORMAT(/, 'SWITCH ON TIME=', F15.11)
 5001 CONTINUE
       IF(TIME(ND).GE.TF) GO TO 120
      ***************************
C
C
      CHANGE VI, TON, TOFF AT THE SWITCHING
C
      INSTANT. ALSO CHANGE PHIF, DF IF
      NECESSARY.
      ***********************
C
       IF(TIME(ND).LT.TXX) GO TO 60
      NSWIT=NSWIT+1
TEMP=NSWIT+1
       TXX=TSWIT(TEMP)
```

```
ORIGINAL PAGE 19
OF POOR QUALITY
```

```
VI=VISWIT(NSWIT)
           TON=VITON/VI
          TOFF=TON#(VI-EO)/EO
          U(1)=VI
RF2=230.27
         RF2=230.27

K3=RF2/(RF1+RF2)

F1(2,3)=~1./(C1*(RF1+RF2))

F1(3,3)=(-1.*(CF+C1))/(CF*C1*(RF1+RF2))

F1(4,1)=(-1.*K3)/C1

F1(4,3)=(K3*(CF+C1))/(GF*C1*(RF1+RF2))

F1(4,5)=(K3/C1)-((RL*RC*K1)/(GP1*(RL+RC)))

F2(2,3)=F1(2,3)

F2(3,3)=F1(3,3)

F2(4,1)=F1(4,1)

F2(4,3)=F1(4,3)

T=FRAC*TOFF
          GALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
          T=FRAC*TON
          CALL STRAN(T, PHIN, DN, F1, G1, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
С
 60
          CONTINUE
          M=0
          T=FRAC#TON
00000
          ON TIME CALCULATION #
 65
          CONTINUE
          DO 12 I=1.7
          TVEG1(1)=X(1,ND)
1F(ND.LT.1000) GO TO 5002
WRITE(6,709)

709 FORMAT(//,' STATE VECTOR IN ON TIME')

WRITE(6,9005)(TVEC1(I),!=',7)

9005 FORMAT(7F15.11)

WRITE(6,#) VO(ND)

5002 CONTINUE
C
          CALL FUTURE(TVEC1, U, PHIN, DN, 7, 7, 7, 4, 7, 7, 7, 4, 1)
```

```
DO 13 (=1,7
      X(I,ND)=TVEC1(I)
      VO(ND)=RL*RC*X(5,ND)+RL*X(6,ND)
VO(ND)=VO(ND)/(RL+RC)
      M=M+1
      IF(X(5,ND).GE,1QMAX) GO TO 70
IF(M.LT.NT) GO TO 65
C
      GO TO 999
      ******************************
      CALCULATION TO FIND WHEN INDUCTOR
      CURRENT HITS THE THRESHOLD VALUE.
      ******************************
70
      CONTINUE
       1T=0
      IF(ABS(X(5,ND)-IQMAX).LE.EPS) GO TO 999
       1T=1T+1
       IF(IT.GE.NIT) GO TO 100
     SLOPE2=F1(5,2)*X(2,ND)+F1(5,5)*X(5,ND)+F1(5,6)*X(6,ND)+
1G1(5,3)*U(3)
      T=(IQMAX-X(5,ND))/SLOPE2
      CALL STRAN(T, PHIFT, DFT, F1, G1, 7, 4, 7, 4, 1, 0, EPS, DIFMAX, ITER, IFLAG)
      DO 15 I=1,7
      TVEC1(1)=X(1,ND)
CALL FUTURE(TVEC1,U,PHIFT,DFT,7,7,7,4,7,7,7,4,1)
15
      TIME(ND)=TIME(ND)+T
      DO 16 1=1.7
      X(1,ND)=TVEC1(1)
VO(ND)=RL*RC*X(5,ND)+RL*X(6,ND)
16
      VO(ND)=VO(ND)/(RL+RC)
      GO TO 71
      CONTINUE
      IF(ND.LT.1000) GO TO 5003
WRITE(6,442) TIME(ND)
442 FORMAT(/, SWITCH OFF TIME=",F15.11)
5003 CONTINUE
```

TEMP=TIME(ND) ND=ND+1

TIME(ND)=TEMP+T

IF(TIME(ND).LT.TF) GO TO 20

```
GD TO 120
       CONTINUE
       WRITE(6,204) TIME(ND)
FORMAT(/, MAXIMUM ITERATION AT TIME=1,F15.11)
 204
       CONTINUE
 120
       DO 105 1=1,ND
 111
       WRITE(8, 103) TIME(1),X(1,1)
 105
       CONTINUE
       DO 106 I=1,ND
       WRITE(8,103) TIME(1),X(2,1) CONTINUE
      DO 104 1=1,ND
 112
       WRITE(8, 103) TIME(1),X(3,1) FORMAT(2E20.10)
 104
      CONTINUE
       DO 107 I=1, ND
       WRITE(8, 103) TIME(1), X(4,1)
 107
       CONTINUE
       DO 122 I=1,ND
       WRITE(8, 103) TIME(1),X(5,1)
      CONTINUE
       DO 123 I=1,ND
       WRITE(8, 103) TIME(1), VO(1)
       CONTINUE
       DO 124 I=1,ND
      WRITE(8,103) TIME(1),X(7,1)
CONTINUE
 124
109
       CONTINUE
       DO 14 1=1,ND
 14
       TVEC2(1)=V0(1)
       STOP
       END
C
C
       SUBROUTINE STRAN(TAU, PHI, THETA, A, B, NA, NB, MA, MB, MODE, NTERMS,
      1 TOL, DIFMAX, ITER, IFLAG)
     REAL PHI(NA, NA), THETA(NA, NB), A(NA, NA), B(NA, NB), 1 WORK1(10,10), WORK2(10,10), DUMMY(1,1), FAC1, CON1, FAC2, CON2
       G1=1
       TS=TAU
       DO 4 1=1,MA
       DO 2 J=1, MA
       WORK1(I,J)=0
```

```
WORK2(1,J)=0
PHI(1,J)=0
     2 CONTINUE
       WORK1(1,1)=1
WORK2(1,1)=TAU
PHI(1,1)=1
     4 CONTINUE
       DO 6 1=1,MA
       00 6 J=1,MB
     6 THETA(I,J)=0
       DIFMAX=1.E8
       ND0=50
       IF(NTERMS.GT.O) NDO=NTERMS
       FAC1=1
       1FLAG=0
       DO 1000 1=1,NDO
       CALL MXMUL(DL Y, WORK1, A, TS, 1, 1, 10, 10, NA, NA, MA, MA, MA, MA, 1)
       FAC1=FAC1#i
       CON1=1./FAC1
       IF(NTERMS.EQ.C AND.I.GE.4) CALL SERROR(PHI, WORKI, CONI, NA, NA,
      1 TO, TO, MA, MA, DIFMAX)
CALL MXADD(DUNMY, PHI, WORKT, C1, CON1, 1, 1, NA, NA, 10, 10, MA, MA, 1)
       IF(MODE.EQ.2) GO TO 500
       FAG2=FAG1#(1+1)
       CON2=TAU/FAC2
       GALL MXADD(DUMMY, WORK2, WORK1, C1, CON2, 1, 1, 10, 10, 10, 10, MA, MA, 1)
  500 CONTINUE
       ITER=1
       IF(NTERMS.GT.O.OR.I.LT.4) GO TO 1000
       IF(DIFMAX.LE.TOL) GO TO 1100
 1000 CONTINUE
 1100 CONTINUE
       IF(MODE.EQ.1) CALL MXMUL(THETA, WORK2, B, C1, NA, NB, 10, 10, NA, NB,
      1 MA.MA.MA.MB.2)
       IF(ITER.EQ.NDO.AND.NTERMS.EQ.O) IFLAG=1
       RETURN
       END
C
C
       SUBROUTINE SERROR(AMX, BMX, CGC, 1A, JA, 1B, JB, 1DO, JDO, DIFMAX)
        DIMENSION
                          AMX( IA, JA), BMX( IB, JB)
       DIFMAX=1.E-30
       DO 100 1=1,100
```

OF POOR

```
DO 50 J=1,JD0
       IF(AMX(I,J).EQ.0.0 ) GO TO 50
      CHANGE= ABS(BMX(I,J)#CCC/AMX(I,J))
IF(CHANGE,GT.DIFMAX) DIFMAX=CHANGE
   50 CONTINUE
  100 CONTINUE
       RETURN
       END
       SUBROUTINE FUTURE(X, Y, PHI, THETA, LP, MP, LT, MT, IP, JP, MT, JT, MODE)
                         X(MP), V(MT), PHI (LP, MP), THETA(LT, MT), TEMP(20)
       DIMENSION
       DO 20 I=1, IP
       SUM=0
      DO 10 J=1,JP
   10 SUM=SUM+PHI(1,3)*X(J)
   20 TEMP(1)=SUM
      DO 30 1=1,1P
      X(1)=TEMP(1)
       IF(MODE.EQ.2) RETURN
      DO 60 I=1, IT
       SUM=0
       DO 50 J=1,JT
   50 SUM=SUM+THETA(1,J)*V(J)
      X(T)=X(T)+SUM
      CONTINUE
      RETURN
       END
Ĉ
       SUBROUTINE MXADD(RMX,AMX,BMX,ACC,BCC,IR,JR,IA,JA,IB,JB,IDO,JDO,
     1 MODE)
                         AMX(IA,JA),BMX(IB,JB),RMX(IR,JR)
       IF(IA.LT.IDO.OR.JA.LT.JDO) GO TO 999
       IF(IB.LT.IDO.OR.JB.LT.JDO) GO TO 999
      GO TO (10,100), MODE
   10 CONTINUE
      DO 50 I=1, IDO
      DO 50 J=1.JD0
  50 AMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
GO TO 300
100 CONTINUE
      IF(IR.LT.IDU, OR.JR.LT.JDO) GO TO 999
```

ORIGINAL OF POOR

PAGE IN

```
DO 200 I=1,1D0
      DO 200 J=1.JD0
  200 RMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
  300 RETURN
  999 CONTINUE
      RETURN
      END
C
      SUBROUTINE MXMUL(RMX, AMX, BMX, CGC, IR, JR, IA, JA, IB, JB, IDA, JDA, IDB, JDB
                       AMX(IA,JA),BMX(IB,JB),RMX(IR,JR),TEMP(20)
       DIMENSION
      1F(1DA*1DB*JDA*JDB.GT.1A*1B*JA*JB) GO TO 999
      IF(JDB.GT.JDA) GO TO 999
      GO TO (10,210), MODE
   10 DO 100 I=1, IDA
      DO 20 L=1,JDA
   26 TEMP(L)=AMX(I,L)
      DO 80 J=1,JDB
      SUM=0
      DO 40 K=1,JDA
  40 SUM=SUM+TEMP(K)#BMX(K,J)
      AMX(1,J)=SUM*CCC
   80 CONTINUÉ
 100 CONTINUE
      GO TO 600
 210 CONTINUE
      IF(IR.LT.IDA.OR.JR.LT.JDB) GO TO 999
      DO 400 I=1, IDA
      DO 380 J=1,JDB
      SUM=0
     DO 340 K=1,JDA
  340 SUM=SUM+AMX(1,K)*BMX(K,J)
      RMX(I,J)=SUM#CCC
  380 CONTINUE
 400 CONTINUE
 600 RETURN
 999 CONTINUE
     RETURN
      END
```

## Appendix B

## SOFTWARE FOR STABILITY ANALYSIS OF A BUCK REGULATOR

```
# THIS PROGRAM COMPUTES THE CLOSED-LOOP POLES OF A BUCK CONVERTER *
G
C
    * WITH A SINGLE-STAGE INPUT FILTER, AS A FUNCTION OF THE INPUT
    # FILTER PARAMETERS.
      DIMENSION A(7), B(6), CC1(7), CC2(5)
REAL NXEG, IXR, M, K1, K2, K3, K4, K5, K6, K7, L, L1, K8
       INTEGER NDEG, IER
      COMPLEX Z(6),Z1(5),Z2(6),Z3(4)
DATA VI,L,RO,RC,C,RL,VO/25.0,Z30.0E-6,0.2,0.067,300.0E-6,10.0,20.0
      DATA RN,R11,R12,R13,R14,R4,C2,GP1,M/0.65,33.3E3,16.7E3,2.0E5,
      147.0E3,40.7E3,1.0E-10,5600.0E-12,0.88E-3/
C
       DO 2000 I=1,1000
      READ(5,#) RL1,L1,C1
       IF(RL1.LT.O.) GO TO 2001
       D=0.8388579
C
       Y1=RL#L1#C1#C#RC
      Y2=RL*L1*C1+C*RC*(C1*RL1*RL-(D**2)*L1)
Y3=C1*RL1*RL-(D**2)*L1+C*RC*(RL-(D**2)*RL1)
Y4=RL-(D**2)*RL1
      Y5=RL#L1#C1#C#RL
      Y6=RL#L1#C1+C#RL#(C1#RL1#RL-(D##2)#L1)
      Y7=C1*RL1*RL-(D**2)*L1+G*RL*(RL-(D**2)*RL1)
      Y8=L*C*RL*L1*C1
      Y9=(L#C*RL*C1*RL1)+(C*RL*L1*C1*(RO+RC+(L/(C*RL))))
      Y10=L*C*RL+C*RL*C1*RL1*(RO+RG+(L/(C*RL)))+L1*C1*RL+(D**2)*C*RL*L1
Y1?=C*RL*(RO+RC+(L/(C*RL)))+C1*RL1*RL+(D**2)*(L1+C*RL*RL1)
      Y12=RL+(D**2)*RL1
      RX=(R11*R12)/(R11*R12)
      G=RX/R11
       K1=G/(R14+RX)
       K2=C2*(1.0+K1*R13)
       FM=(2.0*R4*CP1)/(RN*M)
       K3=VO#RL#R4*FM
       K4=RN#L#C2#R13
      K5=VO+FM
       K6=CP1*C2*R13
       K7=D*RL*R4
```

ORIGINAL OF POOR

QUALITY IS

```
K8=C*(RO+RC+(L/(C*RL)))
   <del>·</del>
   # THIS CALCULATION IS FOR THE CLOSED LOOP POLES WITH
   * INPUT FILTER.
    A(1)=K7#K6#Y8
     A(2)=K7#CP1#Y8+K7#K6#Y9+K5#K4#Y5
      A(3)=K7*GP1*Y9+K7*K6*Y10+K3*K2*Y1+K5*RN*L*Y5+K5*K4*Y6
      A(4)=K7*CP1*Y10+K7*K6*Y11+K3*K2*Y2+K3*K1*Y1+K5*RN*L*Y6+K5*K4*Y7
      A(5)=K7#CP1#Y11+K7#K6*Y12+K3*K1*Y2+K3*K2*Y3+K5*RN*L*Y7+K5*K4*Y4
     A(6)=CP1*K7*Y12+K3*K1*Y3+K3*K2*Y4+RN*L*K5*Y4
     A(7)=K3*K1*Y4
      NDEG=6
     CALL ZPOLR(A, NDEG, Z, IER)
C
     WRITE(6,101) RL1,L1,C1
FORMAT(/,10X, RL1=',F15.10,' L1=',F15.10,' C1=',F15.10)
WRITE(6,103)
101
     FORMAT(/,20X, THE CLOSED LOOP POLES WITH I.FILTER ARE-')
WRITE(6,102)(Z(IX),IX=1,6)
FORMAT(/,20X,2E15.8)
     B(1)=K5*K4*Y5
     B(2)=K5#RN#L#Y5+K5#K4*Y6+K3#K2#Y1
     B(3)=K5*RN*L*Y6+K5*K4*Y7+K3*K2*Y2+K3*K1*Y1
     B(4)=K5*RN*L*Y7+K5*K4*Y4+K3*K1*Y2+K3*K2*Y3
     B(5)=RN#L#K5#Y4+K3#K1#Y3+K3*K2#Y4
     B(6)=K3*K1*Y4
     NDEG=5
     CALL ZPOLR(B, NDEG, Z1, IER)
     WRITE(6, 104)
     FORMAT(/, 20X, ' THE OPEN LOOP ZEROES ARE ')
     WRITE(6, 102)(Z1(IX), IX=1,5)
     CC1(1)=K7#K6#Y8
     CC1(2)=K7#CP1*Y8+K7*K6*Y9
     CC1(3)=K7*CP1*Y9+K7*K6*Y10
     CC1(4)=K7#CP1*Y10+K7#K6*Y11
     CC1(5)=K7*CP1*Y11+K7*K6*Y12
     CC1(6)=CP1*K7*Y12
     CC1(7)=0.0
```

```
STABILITY ANALYSIS OF A BUCK CONVERTER WITH INPUT FILTER #
 THIS PROGRAM COMPUTES THE EIGENVALUES OF A BUCK REGULATOR
 SYSTEM WITH INPUT FILTER.
DIMENSION F1(6,6),F2(6,6),G1(6,4),G2(6,4),U(4),PHIF(6,6),
1PHIN(6,6),DF(6,4),DN(6,4),X(6),ZT(6),AA(6,6),BB(6),TEMP1(6,4),
2PHIFT(6,6),DFT(6,4),XA(6),ZN1(6),XB(6)
DIMENSION PSI(6,6),XN1(6),FUN1(6),FUN2(6),CON(4),RVAL(6,9)
DIMENSION TEMP2(6,6),DX(6)
DIMENSION WKAREA(70),WK(70)
 REAL L1, L, K1, K2
COMPLEX W(6), Z(6,6), ZN
DATA RL1, L1, C1, L, RO, RN, RC, C/0.2000, 50.0E-6, 220.E-6, 230.E-6, 0.2E0
1,0.65E0,0.067E0, 300.E-6/
 DATA RL,R11,R12,R13,R14,C2,R4,CP1/10.0E0,33.3E3,16.7E3,2.E5,
147.E3,0.01E-8,40.7E3,5600.E-12/
 DATA ER, ET, VI, EO/6.7EO, 7.EO, 25.EO, 20.EO/
DATA VITON, EQ, ED/0.88E-3,0.2EO,0.7EO/
DATA NIT, EPS/90, 10.E-6/
 DATA EPS1, ERROR/2.E-6,0.5E-6/
DATA CON/0.1E-1,0.05E-1,0.025E-1,0.0125E-1/
 DATA TOLL/0.01/
 K1=(R12/(R14*(R11+R12)))+(1./R13)-(RN/R4)
K1=K1-(RN*RO*(RL+RG))/(R4*RL*RG)
 K2=(RN/R4)-(1./R13)-(R12/(R14*(R11+R12)))
 TON=VITON/VI
 TOFFB=TON#((VI-EO)/EO)
 DO 1 1=1,6
 DO 2 J=1,4
 G1(I,J)=0.
 G2(1,J)=0.
 DF(1,J)=0.
 .O=(L,I)MG
 CONTINUE
 DO 3 K=1,6
 F1(1,K)=0.
 F2(1,K)=0.
 AA(I,K)=0.
 PHIF(1,K)=0.
```

ORIGINAL OF POOR

PAGE 13

```
PHIN(1,K)=0. CONTINUE
                       CONTINUE
CONTINUE
DO 5 1=1,6
ZT(1)=0.
BB(1)=0.
FUN1(1)=0.
FUN2(1)=0.
XA(1)=0.
XB(1)=0.
XN1(1)=0.
ZN1(1)=0.
                      ZN1(1)=0.

CONTINUE

F1(1,1)=(-1.*RL1)/L1

F1(1,2)=-1.00/L1

F1(2,1)=1.00/C1

F1(2,3)=-1.00/C1

F1(3,2)=1.00/F0(1)/L1
5
                    F1(3,2)=1.00/CF

F1(3,3)=(-1.00*RO)/L+(-1.00*RC*RL)/(L*(RL+RC))

F1(3,4)=-1.00*RL/(L*(RL+RC))

F1(4,3)=RL/(C*(RC+RL))

F1(4,4)=-1.00/(C*(RC+RL))

F1(5,3)=(RL*RC)/(C2*R13*(RC+RL))

F1(5,4)=RL/(C2*R13)*(RC+RL))

F1(5,5)=-1.00/(C2*R13)

F1(6,2)=(-1.00*RN)/(CP1*R4)

F1(6,3)=(-1.00*RL*RC*K1)/(CP1*(RC+RL))

F1(6,4)=(RL*K2)/(CP1*(RL+RC))

F1(6,5)=1.00/(CP1*R13)

G1(1,1)=1.00/L1

G1(3,3)=-1.00/L

G1(6,2)=1.00/(CP1*R14)

U(1)=VI

U(2)=ER

U(3)=EQ
                        U(3)=EQ
                        U(4)=ED
                        DÒ 4 1=1,6
                        DO 4 J=1,6
                        F2(1,J)=F1(1,J)
                        F2(2,3)=0.00
F2(3,2)=0.00
F2(6,2)=0.00
```

ω

OF POOR

PACE IS

```
G2(1,1)=G1(1,1)
G2(6,2)=G1(6,2)
G2(3,4)=-1.00/L
      G2(6,4)=RN/(CP1*R4)
C.
      T=TON
      CALL STRAN(T, PHIN, DN, F1, G1, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
       T=TOFFB
      GALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
C
      Č.
      CALCULATION OF THE APPROXIMATE STEADY STATE
      DO 5000 1=1,6
      DO 5000 J=1,6
      AA(I,J)=0.
      DO 5001 K=1,6
 5001 AA([,J)=AA([,J)+PHIN([,K)*PHIF(K,J)
AA([,J)=-1.*AA([,J)
 5000 CONTINÚE
      DO 5002 I=1,6
 5002 AA(1,1)=1,+AA(1,1)
      DO 5003 1=1,6
      DO 5003 J=1,4
      TEMP1(1,J)=0.
      DO 5004 K=1.6
 5004 TEMP1(1,J)=TEMP1(1,J)+PHIN(1,K)*DF(K,J)
5003 TEMP1(1,J)=TEMP1(1,J)+DN(1,J)
      DO 5005 I=1.6
      BB(1)=0.
      DO 5006 J=1.4
 5006 BB(1)=BB(1)+TEMP1(1,J)#U(J)
 5005 CONTINUE
      MM= 1
      NN=5
      1AA=6
      IDGT=0
      CALL LEGT2F(AA, MM, NN, IAA, BB, IDGT, WKAREA, IER)
      DO 5007 I=1,5
5007 X(1)=BB(1)
     X(6)=ET-PHIF(6,1)*X(1)-PHIF(6,2)*X(2)-PHIF(6,3)*X(3)-PHIF(6,4)*X(14)-PHIF(6,5)*X(5)-DF(6,1)*U(1)-DF(6,2)*U(2)-DF(6,3)*U(3)-DF(6,4)*
```

```
2U(4)
WRITE(6,5008)
5008 FORMAT(1H1,37X,' APPROXIMATE STEADY STATE VALUES,X= ')
WRITE(6,5009)(X(1),1=1,6)
5009 FORMAT(1H ,6F15.10)
      WRITE(6.5010) TOFFB
5010 FORMAT(1H0,37X, APPROXIMATE VALUE OF OFF TIME= 1,F15.10)
      CALCULATION OF THE EXACT STEADY STATE VALUES
      1T1=0
     DO 26 1=1.5
      ZT(1)=0.00
      DO 27 K=1.6
      ZT(1)=ZT(1)+PHIF(1,K)+X(K)
      DO 28 J=1,4
     ZT(1)=ZT(1)+DF(1,J)*U(J)
      CONTINUE
      |T1=|T1+1
    SMAT=X(6)-PHIN(6,1)*ZT(1)-PHIN(6,2)*ZT(2)-PHIN(6,3)*ZT(3)-PHIN(6,4
1)*ZT(4)-PHIN(6,5)*ZT(5)-PHIN(6,6)*ET-DN(6,1)*U(1)-DN(6,2)*U(2)-
2DN(6,3)*U(3)-DN(6,4)*U(4)
1F(ABS(SMAT).LE.EPS1) GO TO 70
1F(1T1.GT.60) GO TO 70
      DTOFF=0.01#TOFFB
      T=TOFFB+DTOFF
      CALL STRAN(T.PHIFT.DFT.F2.G2.6.4.6.4.1.0.ERROR,DIFMAX,ITER,IFLAG)
      DO 29 I=1,6
      DO 29 J=1,6
      AA(1.J)=0.00
      DO 56 K=1.6
     AA(I,J)=AA(I,J)+PHIN(I,K)+PHIFT(K,J)
     AA(I,J)=-1.00#AA(I,J)
     CONTINUE
      DO 31 I=1,6
     AA(|,|)=1.00+AA(|,|)
DO 32 [=1,6
      DO 32 J=1,4
      TEMP1(1,J)=0.00
     DO 34 K=1,6
     TEMP1(I,J)=TEMP1(I,J)+PHIN(I,K)*DFT(K,J)
```

```
BB(1)=0.00
 DO 36 J=1,4
 BB(1)=BB(1)+TEMP1(1,J)*U(J)
 CONTINUE
 MM=1
 NN=5
 IAA=6
 IDGT=0
 CALL LEGT2F(AA, MM, NN, IAA, BB, IDGT, WKAREA, IER)
 DO 37 l=1.5
 XN1(1)=BB(1)
XN1(6)=ET-PHIFT(6,1)*XN1(1)-PHIFT(6,2)*XN1(2)-PHIFT(6,3)*XN1(3)-
1PHIFT(6,4)*XN1(4)-PHIFT(6,5)*XN1(5)-DFT(6,1)*U(1)-DFT(6,2)*U(2)-
2DFT(6,3)*U(3)-DFT(6,4)*U(4)
 DO 38 1=1,5
 ZN1(1)=0.00
 DO 39 K=1.6
 ZN1(1)=ZN1(1)+PH1FT(1,K)#XN1(K)
 DO 40 J=1.4
 ZN1(1)=ZN1(1)+DFT(1,1)*U(J)
 CONTINUE
SMATN=XN1(6)-PHIN(6,1)*ZN1(1)-PHIN(6,2)*ZN1(2)-PHIN(6,3)*ZN1(3)-
1PHIN(6,4)*ZN1(4)-PHIN(6,5)*ZN1(5)-PHIN(6,6)*ET-DN(6,1)*U(1)-DN(6,2
2)*U(2)-DN(6,3)*U(3)-DN(6,4)*U(4)
 DSMAT=SMATN-SMAT
 TOFFB=TOFFB+((-1.00#SMAT)/(DSMAT/DTOFF))
 T=TOFFB
 CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
 DO 42 1=1,6
 DO 42 J=1,6
 00.0 = (1,1)AA
 DO 43 K=1,6
 AA(1,J)=AA(1,J)+PHIN(1,K)+PHIF(K,J)
 (L, I)AA#00.1-=(L, I)AA
 CONTINUE
 DO 55 1=1,6
AA(I,I)=AA(I,I)+1.
 DO 44 1=1,6
 DO 44 J=1.4
```

TEMP1(I,J)=TEMP1(I,J)+DN(I,J)

DO 35 I=1,6

TEMP1(I,J)=0.00DO 46 K=1,6

OF POOR

PAGE IS

ພັ

ORIGINAL OF POOR

QUALITY

```
TEMP1(1,J)=TEMP1(1,J)*PHIN(1,K)*DF(K,J)
TEMP1(1,J)=TEMP1(1,J)*DN(1,J)
DO 47 1=1,6
44
     BB(1)=0.00
     DO 48 J=1.4
    BB(1)=BB(1)+TEMP1(1,J)*U(J)
     CONTINUE
     MM=1
     NN=5
     1AA=6
     1DGT=0
     CALL LEGTSF(AA, MM, NN, IAA, BB, IDGT, WKAREA, IER)
     DO 49 1=1,5
    X(1)=BB(1)
    X(6) = ET - PHIF(6,1) * X(1) - PHIF(6,2) * X(2) - PHIF(6,3) * X(3) - PHIF(6,4) *
    1X(4)-PHIF(6,5)*X(5)-DF(6,1)*U(1)-DF(6,2)*U(2)-DF(6,3)*U(3)-
    2DF(6,4)#U(4)
    GO TO 900
    CONTINUE
    WRITE(6,50)
     FORMAT(1110,37X, * EXACT STEADY STATE VALUES, X= ')
     WRITE(6, 199)(X(1), I=1, 6)
    FORMAT(1H ,6F15.10)
    WRITE(6, 198) TOFFB
    FORMAT(1H0,37X, EXACT OFF TIME= ',F15.10)
DVAL=TON/(TON+TOFFB)
    WRITE(6,624) DVAL
FORMAT(1H0,37X, VALUE OF D=',F15.10)
    WRITE(6,51) IT'
    FORMAT(1HO, 37X, 'NO. OF ITERATIONS REQD. = 1,14)
  DO 2000 I=1,6
    DO 2010 IRIGH=1,4
    DO 61 IZ=1.6
    XA(IZ)=X(IZ)
    XB(IZ)=X(IZ)
    DX(1) \stackrel{f}{=} CON(1R1CH) + ABS(X(1))
    IF(ABS(X(1)).LE.TOLL) DX(1)=0.01
    XA(1)=X(1)+DX(1)
```

ORIGINAL OF POOR

PACE IS

```
XB(1)=X(1)-DX(1)
TFFC1=TOFFB
        0=T1
        T8=TOFFB
CALL STRAN(T8, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
1101 ZETA=PHIF(6,3)*XA(3)+PHIF(6,4)*

1XA(4)+PHIF(6,5)*XA(5)+1.0*XA(6)+DF(6,1)*U(1)+DF(6,2)*U(2)+
      2DF(6,3)#U(3)+DF(6,4)#U(4)-ET
        IF(ABS(ZETA), LE, EPS) GO TO 1102
        IF(IT.GE.NIT) GO TO 1003
        DTOFF=CON(IRICH)*TFFC1
        T=TFFC1+DTOFF
      CALL STRAN(T, PHIFT, DFT, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
ZETAN=PHIFT(6, 3) **XA(3) **+PHIFT(6, 4
1) **XA(4) **+PHIFT(6, 5) **XA(5) **+1.0 **XA(6) **+DFT(6, 1) ***U(1) **+DFT(6, 2) **
      20(2)+DFT(6,3)+U(3)+DFT(6,4)+U(4)-ET
        DZETA=ZETAN-ŽETÁ
        SLOPE=DZETA/DTOFF
        TFFC1=TFFC1-(ZETA/SLOPE)
        T=TFFC1
        CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
        |T=|T+7
        GO TO 1101
1102 DO 13 J=1,6
        TEMP=0.00 ·
        DO 14 K=1,6
        DO 81 MENT=1,5
        PHIF (MENT, 6)=0.0
        PHIF(6.6)=1.0
        TEMP=TEMP+PHIF(J,K)*XA(K)
        DO 15 K=1,4
        TEMP=TEMP+DF(J,K)*U(K)
15
        FUNT(J)=TEMP
        CONTINUE
        TFFC2=TOFFB
        1T=0
        T=TOFFB
CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
1103 ZETA=PHIF(6,3)*XB(3)*PHIF(6,4)*
1XB(4)*PHIF(6,5)*XB(5)*1.0*XB(6)*DF(6,1)*U(1)*DF(6,2)*U(2)*
2DF(6,3)*U(3)*DF(6,4)*U(4)-ET
        IF(ABS(ZETA).LE.EPS) GO TO 1104
        IF(IT,GE,NIT) GO TO 1003
```

ω

```
DTOFF=CON(IRICH)#TFFC2
      T=TFFC2+DTOFF
      CALL STRAN(T, PHIFT, DFT, F2,G2,6,4,6,4,1,0,ERROR, DIFMAX, ITER, IFLAG) ZETAN=PHIFT(6,3)*XB(3)*PHIFT(6,4
     1) #XB(4) + PHIFT(6,5) #XB(5) +1.0 #XB(6) + DFT(6,1) *U(1) + DFT(6,2) #
     2U(2)+DFT(6,3)+U(3)+DFT(6,4)+U(4)-ET
      DZETA=ZETAN-ZETA
      SLOPE=DZETA/DTOFF
      TFFC2=TFFC2-(ZETA/SLOPE)
      T=TFFC2
      CALL STRAN(T, PHIF, DF, F2, G2, 6, 4, 6, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
      T=1T+1
      GO TO 1103
1104 DO 62 J=1,6
      TEMP=0.00
      DO 63 K=1.6
      DO 82 MENT=1,5
      PH1F(MENT, 6)=0.0
      PHIF(6,6)=1.0
      TEMP=TEMP+PHIF(J,K)*XB(K)
63
      DO 64 K=1,4
      TEMP=TEMP+DF(J,K)+U(K)
64
      FUN2(J)=TEMP
      CONTINÚE
      DO 2011 J=1.6
2011 RVAL(J, IRICH)=(FUN1(J)-FUN2(J))/(2.0+DX(I))
2010 CONTINÚE
      DO 65 J=1,6
      RVAL(J,5)=(RVAL(J,2)-0.25*RVAL(J,1))/0.75
RVAL(J,6)=(RVAL(J,3)-0.25*RVAL(J,2))/6.75
     RVAL(J,7) = (RVAL(J,4) - 0.25 + RVAL(J,3)) / 0.75
      DO 66 J=1.6
     RVAL(J,8)=(RVAL(J,6)-0.0625#RVAL(J,5))/0.9375
RVAL(J,9)=(RVAL(J,7)-0.0625#RVAL(J,6))/0.9375
      DO 67 J=1.6
67 TEMP2(J,I)=(RVAL(J,9)-0.015625*RVAL(J,8))/0.984375
2000 CONTINUE
      DO 17 1=1.6
      DO 17 J=1,6
      TEMP=0.00
      DO 19 K=1,6
      TEMP=TEMP+PHIN(I,K)*TEMP2(K,J)
      PSI(I,J)=TEMP
```

```
CONTINUE
      WRITE(6.92)
      FORMAT(1HO, 37X, MATRIX PSI-- 1)
      DD 30 l=1.6
30
      WRITE(6,93)(PSI(1,J),J=1,6)
      FORMAT(6F15.10)
93
      GO TO 1004
1003 WRITE(6,100) 1
100 FORMAT(//, CONVERGENCE NOT OBTAINED FOR X(1), 1= 1,14)
1004 CONTINUE
     CALL EIGRF(PSI,6,6,2,W,Z,6,WK,1ER)
WRITE(6,94)
FORMAT(1H0,37X, THE EIGENVALUES ARE--- ')
WRITE(6,103)(W(1),1=1,6)
      FORMAT(1H ,6F15.10)
WRITE(6,104) WK(1), IER
FORMAT(1H0,37X, 'CONVERGENCE TOLERANCE=',F15.10, 'IER=',14)
103
905
      CONTINUE
      STOP
      END
      SUBROUTINE STRAN(TAU, PHI, THETA, A, B, NA, NB, MA, MB, MODE, NTERMS,
     1 TOL, DIFMAX, ITER, IFLAG)
                            PHI(NA, NA), THETA(NA, NB), A(NA, NA), B(NA, NB),
     1 WORK1(10,10), WORK2(10,10), DUMMY(1,1), FAC1, CON1, FAC2, CON2
      C1=1
      TS=TAU
      DO 4 1=1,MA
      DO 2 J=1,MA
      WORK1(1,J)=0
      WORK2(1,J)=0
      0=(U,I)IH9
   2 CONTINUE
      WORK1([,|)=1
WORK2(|,|)=TAU
PHI([,])=1
   4 CONTINUE
      DO 6 1=1,MA
      DO 6 J=1,MB
   6 THETA(1,J)=0
      DIFMAX=1.E8
      ND0=50
```

C

```
IF(NTERMS.GT.O) NDO=NTERMS
       FAC1=1
       IFLAG=0
       DO 1000 I=1.NDO
       CALL MXMUL(DUMMY, WORK1, A, TS, 1, 1, 10, 10, NA, NA, MA, MA, MA, NA, T)
       FAC1=FAC1#1
       CON1=1./FAC1
       IF(NTERMS.EQ.O.AND.I.GE.4) CALL SERROR(PHI,WORKI,CON1,NA,NA,
      1 10,10, MA, MA, DIFMAX)
       GALL MXADD(DUMMY, PHI, WORKI, CI, CONT, 1, 1, NA, NA, 10, 10, MA, MA, 1)
       IF(MODE, EQ. 2) GO TO 500
       FAC2=FAC1#(1+1)
CON2=TAU/FAC2
       CALL MXADD DUMMY. WORK2. WORK1. C1. CON2. 1. 1. 10. 10. 10. 10. MA. MA. 1)
  500 CONTINUE
       ITER=I
       IF(NTERMS.GT.O.OR.I.LT.4) GO TO 1000
       IF(DIFMAX, LE. TOL) GO TO 1100
 1000 CONTINUE
 1100 CONTINUE
       IF(MODE.EQ.1) GALL MXMUL(THETA, WORK2, B, C1, NA, NB, 10, 10, NA, NB,
      1 MA, MA, MA, MB, 2)
       IF(ITER.EQ.NDO.AND.NTERMS.EQ.O) IFLAG=1
       RETURN
       END
       SUBROUTINE SERROR(AMX, BMX, CCC, IA, JA, IB, JB, IDO, JDO, DIFMAX)
        DIMENSION
                           AMX(1A,JA),BMX(1B,JB)
       D1FMAX=1.E-30
       DO 100 I=1, IDO
       DO 50 J=1, JDO
   IF(AMX(1,J).EQ.D.O) GO TO 50
CHANGE= ABS(BMX(1,J)*CCC/AMX(1,J))
IF(CHANGE.GT.DIFMAX) DIFMAX=CHANGE
50 CONTINUE
  100 CONTINUE
       RETURN
       END
C
       SUBROUTINE MXADD(RMX,AMX,BMX,ACC,BCC,IR,JR,IA,JA,IB,JB,IDO,JDO,
      1 MODE)
```

```
DIMENSION AMX(1A,JA),BMX(1B,JB),RMX(1R,JE)
    1F(1B.LT.1DO.OR.JB.LT.JDO) GO TO 999
    GO TO (10,100), MODE
 10 CONTINUE
    DO 50 |=1,100
    DO 50 J=1,JDO
 50 AMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
        `TÓ 300
100 CONTINUE
    IF(IR.LT.IDO.OR.JR.LT.JDO) GO TO 999
DO 2GO I=1, IDO
    DO 200 J=1.JDO
200 RMX(1,J)=AMX(1,J)#ACC+BMX(1,J)#BCC
300 RETURN
999 CONTINUE
    RETURN
    END.
    SUBROUTINE MXMUL(RMX,AMX,BMX,GCG,IR,JR,IA,JA,IB,JB,IDA,JDA,IDB,JDB
   1, MODE)
    DIMENSION AMX(IA,JA),BMX(IB,JB),RMX(IR,JR),TEMP(20)
IF(IDA#IDB#JDA#JDB.GT.IA#IB#JA#JB) GO TO 999
    IF(JDB.GT.JDA) GO TO 999
    GO TO (10,210), MODE
 10 DO 100 I=1, IDA
    DO 20 L=1,JDA
 20 TEMP(L)=AMX(I,L)
    DO 80 J=1,JDB
    SUM=0
    DO 40 K=1,JDA
 40 SUM=SUM+TEMP(K)*BMX(K,J)
    AMX(I,J)=SUM#CCC
 80 CONTINUE
100 CONTINUE
    GO TO 600
210 CONTINUE
    IF(IR.LT.IDA.OR.JR.LT.JDB) GO TO 999
    DO 400 1=1, IDA
    DO 380 J=1,JDB
    SUM=0
    DO 340 K=1,JDA
```

ယ Ö 340 SUM=SUM+AMX(1,K)\*BMX(K,J)
RMX(1,J)=SUM\*CCC
380 CONTINUE
400 CONTINUE
600 RETURN
999 CONTINUE
RETURN
END

ORIGINAL PAGE IS

```
OF POOR QUALITY
```

```
С
     # STABILITY ANALYSIS OF A BUCK CONVERTER
     č
       THIS PROGRAM COMPUTES THE EIGENVALUES OF A BUCK
       REGULATOR SYSTEM WITH INPUT FILTER AND
       FEEDFORWARD.
     DIMENSION F1(7,7), F2(7,7), G1(7,4), G2(7,4), U(4), PHIF(7,7), 1PHIN(7,7), DF(7,4), DN(7,4), X(7), ZT(7), AA(7,7), BB(7), TEMP1(7,4), 2PHIFT(7,7), DFT(7,4), XN1(7), ZN1(7) DIMENSION PS1(7,7), XA(7), FUN1(7), FUN2(7), XB(7), CON(4), RVAL(7,9) DIMENSION TEMP2(7,7), DX(7)
       DIMENSION WKAREA(90), WK(90)
       REAL LI, L, KI, K2, K3
       COMPLEX W(7), Z(7,7), ZN
       DATA RL1,L1,C1,L,R0,RN,RC,C/0.20E0,1.425E-3,220.E-6,230.E-6,0.2E0,
      10.65E0,0.067E0,300.E-6/
      DATA RL,R11,R12,R13,R14,C2,R4,CP1/10.0E0,33.3E3,16.7E3,2.E5, 147.E3,0.01E-8,40.7E3,5600.E-12/
       DATA ER, ET, VI, EO/6.7E0, 7.E0, 25.E0, 20.E0/
DATA VITON, EQ, ED/0.88E-3, 0.7E0, 0.2E0/
       DATA NIT, EPS/150,5.E-6/
       DATA EPS1/0.5E-6/
       DATA ERROR/O.5E-6/
       DATA CON/0.2E-1,0.1E-1,0.05E-1,0.025E-1/
       DATA CF, RF1, RF2, TOLL/2.7E-5,5.1E3,220.0E0,0.11/
C
       K1=(R12/(R14*(R11+R12)))+(1./R13)-(RN/R4)
K1=K1-(RN*RO*(RL+RC))/(R4*RL*RC)
       K2=(RN/R4)-(1./R13)-(R12/(R14*(R11+R12)))
       K3=RF2/(RF1+RF2)
       TON=VITON/VI
       TOFFB=TON*((VI-EO)/EO)
       DO 1 1=1.7
       DO 2 J=1,4
       G1(1,J)=0.
       G2(1,J)=0.
       DF([,J)=0.
       DN(1,J)=0.
       CONTINUE
       DO 3 K=1,7
```

ORIGINAL PAGE IS

```
F1(1,K)=0.
F2(1,K)=0.
 AA(1,K)=0.
 PHIF(1,K)=0.
 PHIN(1,K)=0.
 CONTINUE
 CONTINUE
DO 5 l=1,7
ZT(1)=0.
 BB(1)=0.
 FUN1(1)=0.
 FUN2(1)=0.
 XA[1]=0.
XB(1)=0.
 XN1(1)=0.
 ZN1(I)=0.
 CONTINUE
F1(1,1)=(-1,*RL1)/L1
F1(1,2)=-1.00/L1
F1(2,1)=1.00/C1
F1(2,3)=-1./(G1*(RF1+RF2))
 F1(2,4)=-1.00/C1
      (3,1)=1./C1
      (3,3)=-1.*(C1+CF)/(C1+CF*(RF1+RF2))
(3,4)=-1./C1
F1(3,4)=-1./C1
F1(4,2)=1.00/L
F1(4,4)=(-1.00*R0)/L+(-1.00*RC*RL)/(L*(RL+RC))
F1(4,5)=-1.00*RL/(L*(RL+RC))
F1(5,4)=RL/(C*(RC+RL))
F1(5,5)=-1.00/(C*(RC+RL))
F1(6,4)=("L*RC)/(C2*R13*(RC+RL))
F1(6,5)=RL/(C2*R13*(RC+RL))
F1(6,6)=-1.00/(C2*R13)
F1(7,1)=-1.*K3/C1
F1(7,2)=(-1.00*RN)/(CP1*R4)
F1(7,1)=-1. N.5/01

F1(7,2)=(-1.00*RN)/(GP1*R4)

F1(7,3)=K3*(G1+GF)/(G1*GF*(RF1+RF2))

F1(7,4)=(K3/C1)-((RL*RG*K1)/(GP1*(RL+RG)))

F1(7,5)=(RL*K2)/(GP1*(RL+RG))
 F1(7,6)=1.00/(CP1*R13)
 G1(1,1)=1.00/L1
 G1(4,3)=-1.00/L
 G1(7,2)=1.00/(CP1*R14)
G1(7,3)=RN/(CP1*R4)
```

343

ORIGINAL OF POOR

```
U(1)=VI
       U(2)=ER
U(3)=EQ
       U(4)=ED
       DO 4 I=1,7
       DO 4 J=1,7
       F2(I,J)=F1(I,J)
       F2(2,4)=0.

F2(3,4)=0.
       F2(4,2)=0.
F2(7,2)=0.
       F2(7,4)=(-1.*RL*RC*K1)/(CP1*(RL*RC))
G2(1,1)=G1(1,1)
       G2(7,2)=G1(7,2)
       G2(4,4)=-1.00/L
      G2(7,4)=RN/(CP1#R4)
C
      CALL STRAN(T, PHIN, DN, F1, G1, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
       T=TOFFB
       CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
CCCC
    * CALCULATION OF THE APPROXIMATE STEADY STATE
      DO 5000 I=1,7
      DO 5000 J=1,7
      AA(1,J)=0.
      DO 5001 K=1,7
 5001 AA(1,J)=AA(1,J)+PHIN(1,K)+PHIF(K,J)
      AA(I,J)=-1. AA(I,J)
 5000 CONTINUE
      DO 5002 I=1,7
 5002 AA(1,1)=7.+AA(1,1)
      DO 5003 I=1,7
      DO 5003 J=1,4
      TEMP1(I,J)=0.
DO 5004 K=1,7
5004 TEMP1(1,J)=TEMP1(1,J)+PHIN(1,K)+DF(K,J)
5003 TEMP1(1,J)=TEMP1(1,J)+DN(1,J)
      no 5005 l=1,7
      BB(1)=0.
```

```
DO 5006 J=1,4
 5006 BB(1)=BB(1)+TEMP1(1,J)#U(J)
 5005 CONTINUE
       MM=1
       NN=6
       IAA=7
       !DGT=0
       CALL LEGT2F(AA, MM, NN, IAA, BB, IDGT, WKAREA, IER)
       DO 5007 I=1,6
 5007 X(1)=BB(1)
       X(7)=ET-PHIF(7,1)*X(1)-PHIF(7,2)*X(2)-PHIF(7,3)*X(3)-PHIF(7,4)*X(
      14)-PHIF(7,5)*x(5)-DF(7,1)*U(1)-DF(7,2)*U(2)-DF(7,3)*U(3)-DF(7,4)*
2U(4)-PHIF(7,6)*X(6)
WRITE(6,5008)
5008 FOX AT(1H1,37X, APPROXIMATE STEADY STATE VALUES, X= 1)
WRITE(6,5009)(X(1),1=1,7)
5009 FORMAT(1H,7F15.10)
       WRITE(6,5010)TOFFB
 5010 FORMAT(1H0,37X, APPROXIMATE VALUE OF OFF TIME=',F15.10)
    * CALCULATION OF THE EXACT STEADY STATE VALUES
C
       1.71 = 0
 900
      D0 26 I=1.6
       ZT(1)=0.00
       DO 27 K=1,7
      ZT(1)=ZT(1)+PH1F(1,K)+X(K)
       DO 28 J=1.4
       ZT(1)=ZT(1)+DF(1,J)+U(J)
       CONTINUE
       |T1 = |T1 + 1|
     SMAT=X(7)-PHIN(7,1)*ZT(1)-PHIN(7,2)*ZT(2)-PHIN(7,3)*ZT(3)-PHIN(7,4
1)*ZT(4)-PHIN(7,5)*ZT(5)-PHIN(7,7)*ET-DN(7,1)*U(1)-DN(7,2)*U(2)-
2DN(7,3)*U(3)-DN(7,4)*U(4)-PHIN(7,6)*ZT(6)
IF(ABS(SMAT).LE.EPS1) GO TO 70
       IF(IT1.GT.60) GO TO 70
       DTOFF=0.01#TOFFB
       T=TOFFB+DTOFF
       CALL STRAN(T, PHIFT, DFT, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
       D0 29 1=1,7
       DO 29 J=1.7
```

Ω.

Üī

ORIGINAL OF POOR

```
AA(!,J)=0.00
DO 56 K=1,7
 AA(1,J)=AA(1,J)+PHIN(1,K)+PHIFT(K,J)
AA(1,J)=-1.00+AA(1,J)
 CONTINUE
 DO 31 l=1,7
 AA(1,1)=1.00+AA(1,1)
 DO 32 I=1,7
 DO 32 J=1,4
 TEMP1(1,J)=6.00
DO 34 K=1,7
 TEMP1(I,J)=TEMP1(I,J)+PHIN(I,K)+DFT(K,J)
TEMP1(I,J)=TEMP1(I,J)+DN(I,J)
 D0 35 l=1,7
 BB(1)=0.00
 DO 36 J=1,4
  BB(I)=BR(I)+TEMP1(I,J)*U(J)
 CONTINUE
 MM=1
 NN=6
  IAA=7
  1DGT=0
 CALL LEGTSF(AA, MM, NN, IAA, BB, IDGT, WKAREA, IER)
 DO 37 I=1,6
 XN1(I)=BB(I)
XN1(7)=ET-PHIFT(7,1)*XN1(1)-PHIFT(7,2)*XN1(2)-PHIFT(7,3)*XN1(3)-1PHIFT(7,4)*XN1(4)-PHIFT(7,5)*XN1(5)-DFT(7,1)*U(1)-DFT(7,2)*U(2)-
2DFT(7,3)#U(3)-DFT(7,4)#U(4)-PH1FT(7,6)#XN3(6)
 DO 38 1=1,6
 ZN1(1)=0.00
 DO 39 K=1,7
 ZN1(1)=ZN1(1)+PH1FT(1,K)+XN1(K)
 DO 40 J=1,4
 ZN1(1)=ZN1(1)+DFT(1,J)*U(J)
 CONTINUE
SMATN=XN1(7)-PHIN(7,1)*ZN1(1)-PHIN(7,2)*ZN1(2)-PHIN(7,3)*ZN1(3)-1PHIN(7,4)*ZN1(4)-PHIN(7,5)*ZN1(5)-PHIN(7,7)*ET-DN(7,1)*U(1)-DN(7,2)*U(2)-DN(7,3)*U(3)-DN(7,4)*U(4)-PHIN(7,6)*ZN1(6)
 DSMAT=SMATN-SMAT
 TOFFB=TOFFB+((-1.00*SMAT)/(DSMAT/DTOFF))
 CALL STRAN(T,PHIF,DF,F2,G2,7,4,7,4,1,0,ERROR,DIFMAX,ITER,IFLAG)
```

```
DO 42 1=1,7
     DO 42 J=1,7
     AA(1,J)=0.00
     DO 43 K=1.7
     AA(1,J)=AA(1,J)+PHIN(1,K)+PHIF(K,J)
     AA(1,J)=-1.00*AA(1,J)
42
     CONTINUE
     DO 55 I=1.7
     AA(1,1)=AA(1,1)+1.
     DO 44 I=1.7
     DO 44 J=1.4
     TEMP1(1,J)=0.00
     DO 46 K=1,7
     TEMP1(I,J)=TEMP1(I,J)+PHIN(I,K)+DF(K,J)
     TEMPT(I,J)=TEMPT(I,J)+DN(I,J)
     DO 47 I=1.7
     BB(1)=0.00
    DO 48 J=1,4
BB(1)=BB(1)+TEMP1(1,J)*U(J)
     CONTINUE
     MM=1
     NN=6
     IAA=7
     IDGT=0
     CALL LEGT2F(AA,MM,NN,IAA,BB,IDGT,WKAREA,IER)
     DO 49 I=1.6
    X(1)=BB(1)
    X(7)=ET-PHIF(7,1)*X(1)-PHIF(7,2)*X(2)-PHIF(7,3)*X(3)-PHIF(7,4)*
1X(4)-PHIF(7,5)*X(5)-DF(7,1)*U(1)-DF(7,2)*U(2)-DF(7,3)*U(3)-
    2Df(7,4)*U(4)-PHIF(7,6)*X(6)
    GO TO 900
    CONTINUE
     WRITE(6,50) .
     FORMAT(1HO, 37X, EXACT STEADY STATE VALUES, X=1)
50
    WRITE(6, 199)(X(1), I=1,7)
    FORMAT(1H ,7F15.10)
     WRITE(6, 198) TOFFB
    FORMAT(1HO, 37X, EXACT OFF TIME= 1, F15.10)
     WRITE(6.51) IT1
51
     FORMAT(1HO, 37X, 1 NO. OF ITERATIONS REQD. = 1,14)
```

C

```
DO 2000 I=1.7
         DO 2010 IRICH=1.4
         DD 61 1Z=1,7
XA(1Z)=X(1Z)
XB(1Z)=X(1Z)
         DX(1)=CON(1R1CH)*ABS(X(1))
1F(ABS(X(1)), LE. TOLL) DX(1)=CON(1R1CH)
         XA(1)=X(1)+DX(1)
XB(1)=X(1)-DX(1)
         TFFC1=TOFFB
          1 T=0
         T=TOFFB
CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLSG)

1101 ZETA=0.0*XA(1)+0.0*XA(2)+PHIF(7,3)*XA(3)+PHIF(7,4)*

1XA(4)+PHIF(7,5)*XA(5)+1.0*XA(7)+0.0*U(1)+DF(7,2)*U(2)+

2DF(7,4)*U(4)-ET+PHIF(7,6)*XA(6)

IF(ABS(ZETA), LE, EPS) G0 T0 1102

IF(IT.GE, NIT) G0 T0 1003
         DTOFF=CON(IRICH)*TFFC1
         T=TFFC1+DTOFF
       CALL STRAN(T, PHIFT, DFT, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
ZETAN=0.0*XA(1)+0.0*XA(2)+PHIFT(7,3)*XA(3)+PHIFT(7,4
1)*XA(4)+PHIFT(7,5)*XA(5)+1.0*XA(7)+0.0*U(1)+DFT(7,2)*
2U(2)+DFT(7,4)*U(4)-ET+PHIFT(7,6)*XA(6)
         DŻĘTA=ZĘTAŃ-ŹĘTA
         SLOPE=DZETA/DTOFF
         TFFC1=TFFC1-(ZETA/SLOPE)
         T=TFFC1
         CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
         17=1T+1
         GO TO 1101
1102 DO 13 J=1,7
         TEMP=0.00
         DO 14 K=1,7
         DO 81 MENT=1,6
         PHIF(MENT, 7)=0.0
81
         PHIF(7,7)=1.0
PHIF(7,1)=0.0
PHIF(7,2)=0.0
         TEMP=TEMP+PHIF(J,K)#XA(K)
14
         DO 15 K=1,4
         DF(7,1)=0.0
         TEMP=TEMP+DF(J,K)*U(K)
```

ORIGINAL PAGE IS OF POOR QUALITY

```
FUNT(J)=TEMP
       CONTINUE
       TFFC2=TOFFB
       1 T=0
       T=TOFFB
CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG) 1103 ZETA=0.0*XB(1)+0.0*XB(2)+PHIF(7,3)*XB(3)+PHIF(7,4)*
      1XB(4)+PHIF(7,5)*XB(5)+1.0*XB(7)+0.0*U(1)+DF(7,2)*U(2)+
     2DF(7,4)*U(4)~ET+PHIF(7,6)*XB(6)
       IF(ABS(ZETA).LE.EPS) 60 TO 1104
IF(IT.GE.NIT) GO TO 1003
       DTOFF=CON(IRICH)#TFFC2
T=TFFC2+DTOFF
     CALL STRAN(T, PHIFT, DFT, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
ZETAN=0.0*XB(1)+0.0*XB(2)+PHIFT(7,3)*XB(3)+PHIFT(7,4
1)*XB(4)+PHIFT(7,5)*XB(5)+1.0*XB(7)+0.0*U(1)+DFT(7,2)*
     2U(2)+DFT(7,4)+U(4)-ET+PH:FT(7,6)+XB(6)
       DZETA=ZETAN-ŻETA
       SLOPE=DZETA/DTOFF
       TFFC2=TFFC2-(ZETA/SLOPE)
       T=TFFC2
      CALL STRAN(T, PHIF, DF, F2, G2, 7, 4, 7, 4, 1, 0, ERROR, DIFMAX, ITER, IFLAG)
       1T=1T+1
       GO TO 1103
1104 DO 62 J=1,7
       TEMP=0.00
       DO 63 K=1,7
       DO 82 MENT=1.6
       PHIF (MENT, 7)=0.0
      PHIF(7,7)=1.0
PHIF(7,1)=0.0
PHIF(7,2)=0.0
       TEMP=TEMP+PH|F(J,K)*XB(K)
       DO 64 K=1,4
      DF(7,1)=0.0
TEMP=TEMP+DF(J,K)#U(K)
       FUN2(J)=TEMP
      CONTINUE
       DO 2011 J=1,7
2011 RVAL(J, IRICH)=(FUN1(J)-FUN2(J))/(2.0*DX(I))
2010 CONTINUE
       DO 65 J=1,7
       RVAL(J,5)=(RVAL(J,2)-0.25*RVAL(J,1))/0.75
```

OF POOR

```
RVAL(J,6)=(RVAL(J,3)-0.25*RVAL(J,2))/0.75
RVAL(J,7)=(RVAL(J,4)-0.25*RVAL(J,3))/0.75
DO 66 J=1,7
       RVAL(J,8)=(RVAL(J,6)-0.0625*RVAL(J,5))/0.9375
RVAL(J,9)=(RVAL(J,7)-0.0625*RVAL(J,6))/0.9375
DO 67 J=1,7
        TEMP2(J, 1)=(RVAL(J,9)-0.015625#RVAL(J,8))/0.984375
 2000 CONTINUE
        DO 17 I=1,7
        DO 17 J=1,7
       TEMP=0.00
       DO 19 K=1,7
TEMP=TEMP+PHIN(1,K)*TEMP2(K,J)
       PSI(1,J)=TEMP
CONTINUE
 17
        WRITE(6,92)
        FORMAT(1H0,37X, MATRIX PSI= 1)
        DO 30 I=1.7
        WRITE(6,93)(PSI(1,J),J=1,7)
        FORMAT(7F15.10)
 93
        GO TO 1004
 1003 WRITE(6,100) 1
100 FORMAT(//, CONVERGENCE NOT OBTAINED FOR X(1), i= 1,14)
        CALL EIGRF(PSI,7,7,2,W,Z,7,WK, IER)
        WRITE(6,94)
       FORMAT(1H0,37X, THE EIGENVALUES ARE--*)
WRITE(6,103)(W(1),1=1,7)
FORMAT(1H,7F15.10)
WRITE(6,104) WK(1), IER
       FORMAT(1HO, 37X, CONVERGENCE TOLERANCE=', F15.10, IER= ', 14)
 905
       CONTINUE
        STOP
        END
Č.
        SUBROUTINE STRAN(TAU, PHI, THETA, A, B, NA, NB, MA, MB, MODE, NTERMS,
      1 TOL, DIFMAX, ITER, IFLAG)
                              PHI(NA, NA), THETA(NA, NB), A(NA, NA), B(NA, NB),
     1 WORK1(10,10), WORK2(10,10), DUMMY(1,1), FAC1, GON1, FAC2, GON2
       C1=1
        TS=TAU
        DO 4 1±1, MA
```

```
ORIGINAL PAGE IS
```

```
DO 2 J=1,MA
     WORK1(1,J)=0
WORK2(1,J)=0
      PIII(1,J)=0
   2 CONTINUE
     WORK1(1,1)=1
WORK2(1,1)=TAU
PHI(1,1)=1
   4 CONTINUE
     DO 6 1=1,MA
     DO 6 J=1,MB
   6 THETA(1.1)=0
     DIFMAX=1.E8
     ND0=50
     1F(NTERMS.GT.O) NDO=NTERMS
     FAC1≃1
    IFLAG=0
     DO 1000 I=1,NDO
     CALL MXMUL(DUMMY, WORK1, A, TS, 1, 1, TO, TO, NA, NA, MA, MA, MA, MA, 1)
     FAC1=FAC1#1
     CON1=1./FAG1
     IF(NTERMS.EQ.O.AND.I.GE.4) CALL SERROR(PHI, WORKI, CONI, NA, NA,
    1 10,10,MA,MA,DIFMAX)
     CALL MXADD(DUMMY, PHI, WORK1, C1, CON1, 1, 1, NA, NA, 10, 10, NA, MA, 1)
     1F(MODE.EQ.2) GO TO 500
     FAC2=FAC1*(1+1)
     CON2=TAU/FAC2
     CALL MXADD(DUMMY, WORK2, WORK1, C1, CON2, 1, 1, 10, 10, 10, 10, MA, MA, 1)
 500 CONTINUE
     1TER=1
     IF(NTERMS.GT.O.OR.1.LT.4) GO TO 1000
     IF(DIFMAX, LE. TOL) GO TO 1100
1000 CONTINUE
1100 CONTINUE
     IF(MODE.EQ.1) CALL MXMUL(THETA, WORK2, B, C1, NA, NB, 10, 10, NA, NB,
    1 MA, MA, MA, MB, 2)
     IF(ITER.EQ.NDO.AND.NTERMS.EQ.O) IFLAG=1
     RETURN
     END
     SUBROUTINE SERROR(AMX, BMX, CCC, 1A, JA, 1B, JB, IDO, JDO, DIFMAX)
      DIMENSION
                         AMX(IA,JA),BMX(IB,JB)
```

ORIGINAL OF POOR

```
DIFMAX=1.E-30
     DO 100 I=1,100
     DO 50 J=1,JDO
    IF(ANX(1,J).EQ.O.O ) GO TO 50
CHANGE= ABS(BNX(1,J)*CCC/AMX(1,J))
IF(CHANGE.GT.DIFMAX) DIFMAX=CHANGE
 50 CONTINUE
100 CONTINUE
     RETURN
     END
     SUBROUTINE MXADD(RMX, AMX, BMX, ACC, BCC, IR, JR, IA, JA, IB, JB, IDO, JDO,
   1 MODE)
      DIMENSION
                         AMX(IA,JA),BMX(IB,JB),RMX(IR,JR)
     IF(IA.LT.IDO.OR.JA.LT.JDO) GO TO 999
     IF(IB.LT.IDO.OR.JB.LT.JDO) GO TO 999
    GO TO (10,100), MODE
 TO CONTINUE
     DO 50 1=1,100
     DO 50 J=1,JDO
 50 AMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
     GO TO 300
100 CONTINUE
    IF(IR.LT.100.0R.JR.LT.JD0) G0
D0 200 l=1,100
    DO 200 J=1,JD0
200 RMX(1,J)=AMX(1,J)*ACC+BMX(1,J)*BCC
300 RETURN
999 CONTINUE
    RETURN
    END
    SUBROUTINE MXMUL(RMX,AMX,BMX,CCC,IR,JR,IA,JA,IB,JB,IDA,JDA,IDB,JDB
   1,MODE)
    DIMENSION AMX(IA,JA),BMX(IB,JB),RMX(IR,JR),TEMP(20)
IF(IDA*IDB*JDA*JDB.GT.IA*IB*JA*JB) GO TO 999
IF(JDB.GT.JDA) GO TO 999
    GO TO (10,210), MODE
 10 DO 100 1=1,1DA
    DO 20 L=1.JDA
 20 TEMP(L)=AMX(1,L)
```

OF POOR QUALITY

```
SUM=0
DO 40 K=1,JDA
40 SUM=SUM+TEMP(K)*BMX(K,J)
AMX(I,J)=SUM*CCC
80 CONTINUE
100 CONTINUE
GO TO 600
210 CONTINUE
IF(IR.LT.IDA.OR.JR.LT.JDB) GO TO 999
DO 400 I=1,IDA
DO 380 J=1,JDB
SUM=0
DO 340 K=1,JDA
340 SUM=SUM+AMX(I,K)*BMX(K,J)
RMX(I,J)=SUM*CCC
380 CONTINUE
400 CONTINUE
600 RETURN
999 CONTINUE
RETURN
END
                                  SUM=0
```

DO 80 J=1,JDB

## BIBLIOGRAPHY

- [1] R.D.Middlebrook and S.Cuk, 'A Generalized Unified Approach to Modeling Switching Converter Power Stages', 1976 IEEE Power Electronics Specialists Conference, Conference Record, pp 18-34.
- [2] F.C.Lee and Y.Yu, 'An Adaptive Control Switching Buck Regulator Implementation, Analysis and Design', IEEE Transactions on Aerospace and Electronic Systems, vol.AES-16, No. 1, January 1980.
- [3] Y.Yu and J.J.Biess, 'Some Design Aspects Concerning Input Filters for DC-DC Converters', 1971 IEEE Power Conditioning Specialists Conference, Conference Record, pp.66-76.
- [4] R.D.Middlebrook, 'Input Filter Considerations in Design and Applications of Switching Regulators', IEEE Industry Applications Society Annual Meeting, Chicago, October, 1976.
- [5] R.D.Middlebrook, 'Design Techniques for Preventing Input Filter Oscillations in Switched-Mode Regulators', Fifth National Solid State Power Conversion Conference, Proceedings, 1970
- [6] F.C.Lee and Y.Yu, Input Filter Design for Switching Regulators', IEEE Transactions on Aerospace and Electronic Systems, vol. AES-15, No.5, September 1979.
- [7] F.C.Lee, 'User's Design Handbook for a Standardized Control Module (SCM) for DC to DC Converters, Volume II', Virginia Polytechnic Institute and State University, April 1980.
- [8] F.C.Lee, M.F. Mahmoud and Y. Yu, 'Application Handbook for a Standardized Control Module (SCM) for DC to DC Converters, Volume I', Virginia Polytechnic Institute and State University and TRW Defense and Space Systems Group, April 1980.
- [9] F.C.Lee and R.A.Carter, Investigations of Stability and Dynamic Performances of Switching Regulators Employing Current Injected Control, 1981 IEEE Power Electronics Specialists Conference, Conference Record, 1981.

- [10] S.S.Kelkar and F.C.Lee, 'A Novel Input Filter Compensation Scheme for Switching Regulators', 1982 IEEE Power Electronics Specialists Conference, Conference Record, 1982.
- [11] S.S.Kelkar and F.C.Lee, 'Adaptive Feedforward Input Filter Compensation for Switching Regulators', <u>Ninth International Power Electronics Conference and Exhibit</u>, PowerCon 9, July 1982.
- [12] R.P.Iwens, 'ASDTIC Model: Time Domain Description and Digital Computer Program Development', TRW Interoffice Correspondence, September 1974.
- [13] F.C.Lee and Y.Yu, 'Computer-Aided Analysis and Simulation of Switched DC-DC Converters', <u>IEEE Transactions</u> on <u>Industry Applications</u>, Vol.IA-15, No.5, September 1979.
- [14] F.C.Lee, 'Digital Computer Simulation of HEAO Preregulators', TRW Interoffice Correspondence, May 1975.
- [15] R.P.Iwens, Y.Yu and J.E.Triner, 'Time Domain Modeling and Stability Analysis of an Integral Pulse Frequency Modulated DC-DC Power Converter', 1975 IEEE Power Electonics Specialists Conference, Conference Record, 1975.
- [16] R.P.Iwens, 'ASDTIC Analysis Using Discrete Time, State Space Approach', TRW Interoffice Correspondence, October 1974.
- [17] F.C.Lee, R.P. Iwens and Y.Yu, 'Generalized Computer-Aided Discrete Time Domain Modeling and Analysis of DC-DC Converters', 1977 IFEE Power Electronics Specialists Conference, Conference Record, 1977.
- [18] L.W.Johnson and R.D.Riess, 'Numerical Analysis', Addison-Wesley Publishing Company, 1977.

S.S.Kelkar was born

He received the B.Tech. (Hons.) degree from the Indian Institute of Technology, Kharagpur, India in 1974 and the M.Tech. degree from the Indian Institute of Technology, Bombay, India in 1976, both in Electrical Engineering.

From 1976 to 1977 he worked as a Senior Research Fellow at I.I.T. Bombay and then worked for one year with the Tata Electric Company in Bombay, India. He has been at Virginia Tech from September 1978 where he has been an Instructor in the Dept. of Electrical Engineering for three years (part-time Instructor and part-time Research Associate during the last year) and a Research Associate for one year. He plans to work at Bell Labs, Whippany N.J. after graduating from V.P.I.& S.U.

His research interests include power electronics, motor control and energy conversion.

8kelkar. 10/26/1982