N84-27977

NASA Technical Memorandum 85832

INVESTIGATION OF FAST INITIALIZATION OF SPACECRAFT BUBBLE MEMORY SYSTEMS

KAREN T. LOONEY, CHARLES D. NICHOLS, AND PAUL J. HAYES

JUNE 1984



Langley Research Center Hampton, Virginia 23665

ì

SUMMARY

Bubble domain technology offers significant improvement in reliability and functionality for spacecraft onboard memory applications. In considering potential memory system organizations, minimization of power in high capacity bubble memory systems necessitates the activation of only the desired portions of the memory. In power strobing arbitrary memory segments, a capability of fast turn-on is required. Bubble device architectures, which provide redundant loop coding in the bubble device, limit the initialization speed. Alternate initialization techniques have been investigated to overcome this design limitation. An initialization technique using a small amount of external storage has been demonstrated, using software written in 8085 assembly language and PL/M. This technique provides several orders of magnitude improvement over the normal initialization time.

INTRODUCTION


Bubble memory systems are quickly becoming a preferred storage medium in environments where a non-volatile storage medium is required. The utilization of a bubble storage system offer's the benefits of increased reliability, reduced maintainance, and permanent data integrity. The implementaton of large bubble memory systems in spacecraft applications requires that the memory modules be power strobed for the conservation of the available energy resources. Each time a module is turned on for use it must be initialized to code the redundant loop information of the selected bubble devices into the bubble controller. Present structures of bubble systems dictate that a faster initialization procedure is needed in order to capitalize on the advantages offered by a bubble memory system. Use of brand or trade names herein does not imply NASA endorsement.


NEED FOR FAST INITIALIZATION

1.1

A proposed structure for a large spacecraft memory system(ref. 1) is shown in figure 1. The system controller module translates high level user commands into simple digital signals for use by the bubble controller. The bubble controller takes these digital signals and outputs the specific current and voltage levels and timing characteristics that are required to drive the bubble memory boards. Each of these memory boards contains N parallel devices, where N is determined by the desired system data rate. The size of the overall system is determined by the number of memory boards present. Since each of these boards require about 50 watts of power, they cannot be left powered up in a spacecraft environment where power is limited. It is more advantageous to power up a single board only when data needs to be read from or written to that particular section of memory. Fast access to a portion of memory now becomes a function of how quickly a board can be turned Current bubble device architecture limits the amount of time it takes to on. initialize a memory device to prepare it for use.

The functional organization of all bubble devices used today is a major track/minor loop architecture similar to that shown in figure 2. Refer to Appendix A for a more detailed description of bubble memory devices. This architecture is desirable because it provides a shorter access time than the previous serial designs and improves manufacturing yields in high density devices. Each minor loop is for the storage of data, while the major tracks provide the input and output circuitry. Up to 15% of these loops are redundant to allow for processing defects. The location of the defects will





vary from device to device, but post-fabrication testing can determine which loops are available for use. The code used to identify the good loops is currently stored in a separately accessible bootloop on the device. Initialization of most commercially available bubble devices requires the readout of the entire bootloop to a register in the control circuitry. The time required for this operation is determined by the rotation time of the field coils and the length of the minor loop. In application this initialization scheme could result in a loss of data because the memory may not be ready to accept data when the data is ready to be transmitted.

The achievement of higher data rates requires the paralleling of the bubble devices. Table 1 shows the number of devices required to produce a desired average useful data rate and the initialization times needed for each configuration using the Intel 1 Mbit bubble device. These initialization times are a reasonable estimation for other manufacturers devices. Intel's device was chosen to demonstrate the fast initialization concept due to its commercial availability. The architecture of the Intel controller (BMC) dictates that each bubble device be initialized in series, even though the devices can operate in parallel. The initialization time required for a 1 megabit data rate is on the order of 2 seconds, which is a very high time price to pay every time a device needs to be accessed. It is more desirable to get the initialization time down into the millisecond or microsecond range so that a memory segment can be accessed quickly to accommodate complicated mission scenarios. Since the present initialization scheme is dependent on the internal architecture of the device, the bootloop data must be stored externally in order to provide a faster initialization.


	AVERAGE USEFUL	INITIALIZA	ATION TIME
#OF DEVICES	DATA RATE	NORMAL	MAXIMUM
1	68 kb/s	80 ms	160 ms
8	544 kb/s	640 ms	1280 ms
16	1088 kb/s	1280 ms	2560 ms

Table 1. Initialization Times

FAST INITIALIZATION

Specific Implementation

A single Intel bubble memory device was used to test the concept of fast initialization. The result of this experiment can be applied to higher density systems and to other manufacturers' devices. Figures 3 and 4 show the flow charts for the normal and the fast initialization procedures. The main difference between the normal and fast initialization procedures is a reliance on either hardware or software, respectively, for the completion of the initialization process. Both initialization procedures require a system reset (ABORT) prior to the actual command being sent to the controller. When the system is initialized normally, the bubble memory controller (BMC) reads the entire bootloop, decodes it, transfers it to the bootloop register in the format/sense amplifier (FSA), and places the bubble at page zero. This process could take up to 160 ms since there could be two rotations of the minor loops to find and read the bootloop code. Before calling the Intel initialization routine, the parametric registers must be properly set up in the RAM. The routine BMINIT in Appendix C was written to set up the 8085 registers and addressable memory. Alternatively, the fast initialization procedure uses system software to load the bootloop information from an external memory into the bootloop register of the FSA. The first different



 \mathbf{A}

.

t

ı






FIGURE 4.- FLOW CHART FOR FAST INITIALIZATION.


step in the fast initialization process is to issue the purge command to clear the controller registers. Next the parametric register data must be loaded with the same data as required for the normal initialization. Upon completion of this, the bootloop register must be loaded from the external memory to the bootloop register in the FSA. This is accomplished by using the "write bootloop register masked" command, which insures the loading of exactly 272 ones in the bootloop register. (It is important to note that there must be <u>exactly</u> 272 ones in order for the read command to be properly implemented.) The fast initialization routine (FSTINT) in Appendix C implements this procedure. Table 2 contains a description of the alternative external storage methods that were considered. EPROM was chosen for this implementation because it was the simplest method available for the illustration of the concept. The external EPROM for this experiment was located on the single board computer, along with the system software. This configuration allowed for easy comparison of the normal and fast initialization processes.

MEDIUM	ADVANTAGE	DISADVANTAGE
CORE	Rewrite capability in system Space qualified	Low density
ROM	High density Space qualified	Not Reprogrammable
EPROM	High density	No rewrite in system
	Reprogrammable	· · · · · · · · · · · · · · · · · · ·
	Space qualified	
E ² Prom	High density	Required more extensive developmen
	Rewrite capability	•
	in system	

Table	2.	Alternate	External	Storage	Methods

HARDWARE INTERFACE

The Intel bubble memory requires a smart controller to take commands from the user and translate them into digital commands for the bubble controller. The controller chosen for this experiment was an Intel 8085 based single board computer, the iSBC 8024. Interfacing the bubble memory to the computer was simply a matter of constructing an interface to the Intel multibus. A block diagram of the experimental configuration is shown in figure 5. Table 3 shows the necessary hardware interface signals and a schematic of the hardware interface can be found in Appendix B. The interface required the use of address buffers and decoding, data and control signal buffers, acknowledge decode and a clock generation circuit (ref. 3). Buffering of all signals that cross the bus is necessary so that there is no confusion about who has control of the bus and to prevent the garbling of data. Address decoding is required for selection of the bubble controller for issuing commands or the transmission of data. An acknowledge is needed from the bubble contoller to let the single board computer know the information has been received. The clock generation circuit must provide a 4 MHz asynchronous TTL level clock, according to the specifications given in Table 3. These clock tolerances must be strictly observed to assure the stability of the rotating field. More detail about microprocessor interface requirements can be found in Intel's AP-119(ref. 3). Our particular implementation required that the user be able to issue commands to the bubble memory module and receive status information back from the controller during the testing of the device. This required the connection of a terminal to the single board computer card in order for the user to control the system. It is important to note that DACK/ and WAIT/



ν.

FIGURE 5.- EXPERIMENTAL CONFIGURATION.

should be tied to +5V, as shown in the diagram in Appendix B, or the controller will function erratically. Everything possible must be done to insure that the system is free of spurious signals on the data and control lines: decoupling capacitors should be used on all integrated circuits, all line lengths should be as short as possible, and the data lines should be in twisted pairs. The system will not function properly if any spurious signal activity is present.

Table 3. Bubble Device Interface Signals(ref.

e)
ion

SOFTWARE INTERFACE

Intel Software Routines

The basic 8085 to BPK-72 (Intel's bubble module kit) software driver routines can be found in reference 4, along with a detailed description of each routine. These programs are a set of subroutines that can be called to perform commonly used bubble memory commands. This software driver is written in 8085 assembly language and can easily be incorporated into existing systems as part of a utility program to transfer data between a user and the bubble memory module. Usage of these driver routines requires that certain 8085 registers and specific locations in memory be properly set up in order to satisfy the restrictions placed on the user addressable registers. Additional software was also required for our application to take the commands from the user terminal and interpret them for the BMC. The software listed in Appendix C was written, in 8085 assembly language and PL/M-80, to utilize the Intel driver routines, get information to and from the terminal and perform the fast initialization command.

Table 4. Parametric Register Set Up for Initialization(ref. 4)

REGISTER	VALUE
Utility	anything
Block Length	1001H
Enable	00H
Address	0000H

Test Software

The test driver routines listed in Appendix C are the routines that were necessary to utilize the basic Intel driver routines. These routines form the interface between the user and the BMC. The main controlling program, BMCOM, continually takes the commands entered by the user and allows them to be executed if they are valid commands. The module DOCMD contains the programs necessary to actually implement the commands. Two modules, called BMIO and IOMOD, contain the programs which query the user about various transfer parameters (number of pages to transfer, once or continuously, page number desired in the bubble memory) and translate the requests for use by the BMC. The program modules used for getting messages to and from the terminal are: MENU, CHKVAL, CNVERT, ERRMOD, TERMIO, TSTMOD. All of these test driver modules are linked together with the Intel driver routines and an operating system for the iSBC 8024 board to make up the software package used to fully exercise the Intel bubble memory module.

TEST PROCEDURE

Comparison of the normal and fast initialization times was done by calculating the number of clock cycles (T-states) required by the microprocessor to complete the process(ref. 5). Each initialization routine was executed several times, with one bubble memory device in place, to determine the number of times any software loops within the routines were called. All of this data was used to calculate the time required to complete the normal and fast initialization processes.

TEST RESULTS

Calculation of the normal initialization time was done from the time the command was issued to the BMC (letter A in Fig. 3) to the time that an op complete status was received in the status register(letter B in Fig. 3). The loop POLLIN, within the program INBUBL, contains 61 T-states for each complete

run through this loop. Twenty-seven T-states are required the last time through the loop when the op complete status is detected in the status register. A total of 9288 times through the loop was required to successfully complete the normal initialization process. With the 4.8 MHz clock that is used on the 8024 single board computer, the calculation for the normal initialization time (t_n) yields:

$$t_n = [(9287)61 + 27] \times (0.208 \text{ us/T-state}) = 117.84 \text{ ms}$$

This initialization time is for one bubble memory device. The time required to initialize 8 or 16 devices in parallel would be 8 or 16 times greater than the above calculated value. The results of these calculation are shown in Table 5.

Execution of the fast initialization process requires more software than the normal initialization process so the calculation of the time required to complete the process is slightly more complicated. Routines which are called by both the normal and fast initialization procedures were excluded from the calculations for purposes of comparing only the time required for the transference of the bootloop data to the controller. The calculations of the fast initialization time began with the issuance of the PURGE command (letter C in Fig. 4) and ended with the receipt of an op complete in the BMC status register after the completion of the "write bootloop register masked" (WRBLRM) command (letter D in Fig. 4). Calculation of the fast initialization time (t_f) is as follows:

> Total # of T-states=(PURGE)+(CKSTAT)+(error check)+(WRBLRM) =875 + 44 + 27 + 2136 =3082

$t_f = (3082) \times (0.208 \text{ us/t-state}) = 0.64106 \text{ ms}$

The calculation for the initialization of 8 bubble devices in parallel is similar to the calculation above, with the exception that:

WRBLRM=368+(8)WRFIFO = 368+8(1768)

The "write FIFO" (WRFIFO) routine must be called to transfer the bootloop data for each bubble device. Resulting initialization times for 8 and 16 parallel bubble devices are shown in Table 5.

	<pre># of parallel bubble devices</pre>				
ł	1	8	16		
t _n (ms) '	118.03	943.72	1885.44		
t _f (ms)	0.641	3.215	6.43		

Table 5. Experimental Initialization Times(ms)

The results of this experiment show that the fast initialization concept provides several orders of magnitude improvement over the normal initialization scheme. Although these results were obtained with an Intel l Mbit device, they are applicable to higher density devices. The improvement in the initialization time can be projected for similarly organized bubble devices of various capacities. For normal initialization

 $t_n \alpha = \frac{\text{minor loop length}}{\text{field rotation rate}}$


for fast initialization

 $t_f \alpha$ minor loop length

Several hypothetical device configurations which have been considered are listed in Table 6. The initialization times for these device configurations is depicted in figure 6 for a parallel group of 8 devices. The shaded region indicates the time range that is achievable for the fast initialization scenario, depending on the controlling microprocessor and the efficiency of the system software. The 50 kHz and 100 kHz lines represent the normal initialization times required for various device configurations. It is seen that very long initialization times can occur if fast initialization techniques are not incorporated. The lower limit of the shaded region is due to the minimum time to transfer data out of the EPROM.

i	· · · · · · · · · · · · · · · · · · ·		T	1
		Field	# of	Minor
Device	Capacity (bits)	Rate	Minor Loops	Loop Length
A	256k	100k	256	1024
Α'	IM	50k	256	1024
В	1M	100k	512	2048
В'	1M	50k ·	512	2048
Intel	1M	50k	272	4096
С	2M	100 k	163	4103
D	8M	100k	587	4103
Е	4M	50k	512	8192
E'	4M	100k	512	8192
F	411	100k	163	8206

Table 6. Bubble Device Configurations



(SM) AMIT NOITAZIJAITINI

FIGURE 6.- GRAPH OF INITIALIZATION TIMES.

CONCLUDING REMARKS

A method for the fast initialization of a bubble memory system, involving the usage of a small amount of external storage, has been presented. Specific information on the implementation of an Intel 1 Mbit bubble memory device has also been included to illustrate the methodology. The fast initialization technique presented here is conceptually applicable to all bubble devices and to higher density systems.

After an evaluation of the external storage mediums available, EPROM was chosen as the simplest method to demonstrate the viability of this fast initialization technique with Intel devices. A hardware interface was designed to interface the controlling microprocessor to the bubble memory circuitry. System software was written to exercise the various functions of the bubble memory system. A comparison was made between the normal and fast initialization techniques. The fast initialization method has been demonstrated to reduce the initialization time by several orders of magnitude. Future implementations of this approach will utilize the E²PROM to provide greater system flexibility.

REFERENCES

 Hayes, P. J.; Stermer, R. L., Jr.: "Bubble Domain Technology for Spacecraft Onboard Memory," <u>Advanced Remote Sensing</u>: <u>Proceedings of SPIE 26th</u> Internat'l Technological Symposium, Vol. 363, pp. 136-146, Aug. 22-27, 1982.

2. Intel Corp.: "Bubble Memory System Design Workshop: Student Study Guide," Version 1.0, Nov. 1981.

3. Intel Corp.: "Microprocessor Interface for the BPK-72," Intel AP-119, June 1981.

4. Intel Corp.: "8085 to BPK-72 Interface," Intel AP-150, July 1982.

5. Intel Corp.: MCS-80/85 Family User's Guide, Oct.1979.

APPENDIX A

INTRODUCTION TO BUBBLE MEMORY DEVICES

Paul J. Hayes Langley Research Center May 1983


APPENDIX A

INTRODUCTION TO BUBBLE MEMORY DEVICES


Magnetic bubble memory chips are fabricated by depositing a thin magnetic garnet film on top of a non-magnetic garnet substrate. As sketched in figure 7(a), a random arrangement of serpentine magnetic domains forms in the magnetic film with half of the domains oriented in one direction and half in the opposite direction. The film deposition process induces anisotrophy in the magnetic film which causes the domains to be oriented perpendicular to the surface.

If a d.c. bias field H_B (external magnetic field) is now applied perpendicular to the surface, these serpentine domains already oriented in the direction of the bias field will grow at the expense of those oppositely oriented as depicted in figure 7(b). As the bias field strength is increased this process continues until a field value is reached where the oppositelyoriented serpentine domains shrink into small cylindrical domains (Fig. 7(c)). These cylindrically-shaped domains are referred to as bubble domains, or simply as bubbles, and are stable in their cylindrical shape over a reasonably wide range of magnetic bias field. Should the bias field be increased beyond the stable range the bubbles will finally collapse (reverse orientation to align with the bias field), resulting in a single domain aligned in the direction of the applied field (Fig. 7(d)).


The stable bias field for bubbles may be provided by a permanent magnet, thus maintaining a digital storage medium without applied power (nonvolatile). Digital data may be represented by the presence and absence of bubbles. The presence of a bubble may represent a logical "1" and the absence of a bubble may represent a logical "0." The condition for having stable 22




(a) No bias field



(c) Bias field for stable bubbles



(b) Small bias field



(d) Excessive bias field

Figure 7.- Domain patterns in magnetic garnet film.

APPENDIX A

bubbles is not by itself sufficient for practical application. Device features must be included which identify specific data storage sites, provide bubble generation, annihilation (erase), and detection techniques, and provide for propagation of bubbles to and from the storage sites.

Bubble devices may be classified by the technique used to define data positions and the method of propagating or accessing data. The four major classifications are indicated in figure 8. Three device types within classification 1 and one within classification 4 are currently being assessed for aerospace onboard applications. Two device types within classification 1, conventional permalloy and wide-gap permalloy, have matured sufficiently to be considered for near-term onboard system development. Figure 9 illustrates the shape of permalloy features identifying storage sites in these two device types. Rows of these asymmetric chevrons are fabricated over the top of the magnetic garnet film. Each permalloy chevron is a data storage site and the bubble is located in the garnet film underneath the chevron. The data site period determines the device density (density is inversely proportional to the square of the data site period). Conventional permalloy is further along in commercial applications but the wide-gap structure, by virtue of its shape and a 50% wider gap between sites, offers lower power, higher density, and potentially lower cost.

The propagation of data is now discussed for the conventional permalloy device, however, propagation is similar in the wide-gap device. The propagate structure (and also detectors, generators, etc.) is patterned over the magnetic garnet film as shown in figure 10(b) and the resulting chip is






Figure 8.- Four major classifications of bubble devices.



26


>



APPENDIX A

located inside a pair of orthogonal coils and between permanent magnets (Fig. 10(a)). The pair of coils is used to generate a rotating in-plane magnetic field. The magnetization of the permalloy chevrons aligns with the in-plane field so that each chevron simulates a small bar magnet which generates a local field to position the bubble. The bubbles are attracted to the magnetized chevrons and move along from one chevron to another as the in-plane field rotates (Fig. 10(c)). Bubble domain motion does not involve the moving of matter, but rather consists of reorienting the magnetization of adjacent microscopic regions of the garnet. This reorientation occurs very rapidly to enable fast propagation times and, hence, fast data rates.

Figure 11 illustrates the conditions for bubble operation and techniques for bubble generation and erasure. The nominal operating point (bias field and in-plane field magnitude) coincides with the center of the stable region indicated as PROPAGATE in figure 11(c). Bubble annihilation and generation may be accomplished by modifying the bias field at specific data sites. This is done by locating very tiny current loops in the data stream of the device as indicated in figures 11(a) and 11(b). For annihilation (erase), a current pulse is passed in a direction which increases the bias field beyond the stable operating region within the area of the current loop (Fig. 11(a)). For bubble generation, a current as shown in figure 11(b) produces a field which opposes the d.c. bias field, thus momentarily shifting the local bias field within the area of the current loop below the stable region. While the local field is depressed a bubble will spontaneously nucleate. The current loops are fabricated as photolithographically etched aluminum-copper patterns and are separated from the permalloy by a silicon dioxide spacing layer.



APPENDIX A

Bubbles are detected by being routed underneath a permalloy element which is connected to a bridge circuit suitable for monitoring the instantaneous resistance of the element. Since permalloy is magneto-resistive, its resistance will change as the magnetic field changes. Thus, the presence or absence of a bubble immediately underneath the detector element modifies the resistance of the element and these resistance changes serve to detect bubbles.

The bubble device architecture presently used by all manufacturers is the major track - minor loop scheme sketched in figure 12. The organization has an input track, an output track, and a large number of parallel minor storage loops. The two principal advantages of this architecture are fast access to blocks of data and redundant minor loops for increased device yield. Approximately 15% of the minor loops are redundant to allow for processing defects. Defects occur at random locations on the device and post-fabrication testing determines which loops are to be used. The code identifying (or mapping) the useable loops may be stored either on a separately accessible bootloop on the device or on an external memory device. The bootloop code is used when writing data to interject a "0" at locations in the data stream which correspond to the unused minor loops. Thus, user data is stored only in the predetermined good loops. Similarly, the bootloop code is used when reading data to ignore data positions corresponding to the unused minor loops.

Data is accessed in blocks equal to the number of useable minor loops. In writing, the data block is generated one bit at a time and the data propagated until all bits are positioned at the swap gates. A pulse of current in the swap gates simultaneously transfers the block of data into the 30




Figure 12 - Major track-minor loop device architecture.

APPENDIX A

minor loops for storage and an equivalent data block out of the minor loops and onto the input track. The old data block is then propagated to a guard rail annihilator while the next block of data is being generated and brought into position for the next swap.

In detection, the desired data block is first positioned at the replicate gates. A pulse of current in the replicate gates causes the data block to be replicated onto the output track where it can be propagated into the detector. The data in the minor loop is not erased but is maintained indefinitely until new data is stored in its place as described in the write process above.

Although device densities are suitable now for onboard system development in the 10⁸ bit capacity range and megabit data rates, there remains a significant potential for substantially increased capacity and data rate. Device data site period (and density) is limited by the minimum feature which can be photolithographically delineated. Ion implant technology (classification 1 of Fig. 8) offers an order of magnitude density increase over conventional permalloy for a given resolution and operational power. The self-structured current access technology (classification 4 of Fig. 8) offers an even further increase in system density by eliminating the in-plane field coils. Current access techniques also offer an order of magnitude increase in data rates. Ion implant and self-structured current access devices are under development for potential application in systems in the 10⁹ bit and 10¹⁰ bit capacity ranges, respectively.

APPENDIX B

HARDWARE INTERFACE SCHEMATIC

. . .

P(100) INTERFACE BUS (P) P (SOP) (P)	
00) INTERFAC 00) INTERFAC 000 00 00 00 00 00 00 00 00	
	9
	99
	+5V) GND 0 GND
	+ 10 E TO
	S TIE
	NOR GATES T INVERTERS NAND GATES
	NOR GAT INVERTI NAND G
	EXTRA
	" "
	NOTE:
	-
US-INTERFACE	
TONC 1 10 10 10 10 10 10 10 10 10 10 10 10 1	
MUUIIBUS MUUII MUUIIBUS	
	<u> </u>
1.1 31.5 1.1 1.1 31.5 1.1 1.1 2.1 1.1 1.1 2.1 1.1 1.1 2.1 1.1 2.1 2.1 1.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1	2
MULT JALS PL 24.5.4	
MULT Jaus - 112 MULT Jaus - 112 - 1	
	IJ

ł ۲

i 1

•

,

÷

88414181 E' 4422' 03184 98414181 E' 4422' 03184 96414181 E' 4422' 03184

NO. 7-10L & SEMLINE CRAPH PAPER

APPENDIX C

¥

.

TEST SOFTWARE ROUTINES

APPENDIX C

The software routines contained in this appendix are the test driver routines necessary to utilize the Intel driver routines, get information to and from the terminal, and perform the fast initialization command. These routines, listed here in alphabetical order, are written in 8085 assembly language and PL/M-80. An outline of standard PL/M-80 program format is shown in figure 7.

M:DO

END M;

/*beginning of module*/ external procedure declarations variable declarations PROCEDURE number_one; DO END; /*number_one*/ PROCEDURE number_two; DO END; /*number_two*/ /*end of module*/

Figure 7. General PL/M-80 Format

The main controlling program, BMCOM, continually takes bubble memory commands from the user and allows them to be executed if they are valid commands. The module DOCMD contains the programs necessary to actually implement the commands. BMIO and IOMOD contain the programs which query the user about various transfer parameters and translate the requests for loading into the BMC. The program SETPAR sets up the initial values for the parametric registers. CKSTAT accesses the status of the controller after each operation and issues error messages when necessary. The fast initialization procedure is implemented in the FSTINT module. The other program modules listed here are for getting messages to and from the terminal. These programs

APPENDIX C

are: MENU, CHKVAL, ERRMOD, TERMIO, and TSTMOD. A short description is provided at the beginning of each program. The Intel driver routines(see reference 4) that are referred to in these program listings are: ABORT, FIFORS, INBUBL, INTPAR, MBMPRG, RDBLRS, RDBOOT, RDBUBL, WRBLRM, WRBLRS, and WRBUBL.

. . .

CI: PROCEDURE BYTE EXTERNAL; /*MONITOR*/ END CI: PRINT\$MENU:PROCEDURE EXTERNAL; /*MENU, PG. */ END PRINT\$MENU; INVALID\$CMD:PROCEDURE EXTERNAL; /*ERRMOD,PG. */ END INVALID\$CMD; ECHO: PROCEDURE (CHAR) EXTERNAL; /*MONITOR */ DECLARE CHAR BYTE; END ECHO; CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/ END CHK3; SEND\$MESSAGE:PROCEDURE (PTR) EXTERNAL; /*TERMIO*/ DECLARE PTR ADDRESS; END SEND\$MESSAGE: EXECUTE \$COMMAND: PROCEDURE (NUM) EXTERNAL; /*DOCMD*/ DELCARE NUM BYTE; END EXECUTE\$COMMAND; CROUT: PROCEDURE EXTERNAL; /*MONITOR*/ END CROUT; FETCH\$CMD:PROCEDURE BYTE EXTERNAL; /*DOCMD*/ END FETCH\$CMD; \$LIST

DECLARE (BLADDR,BLFSA) ADDRESS PUBLIC; DECLARE (BCREG,WR\$RAM,RD\$RAM) ADDRESS PUBLIC; DECLARE (ERR\$FLAG,EXIT\$FLAG,RW#FLAG) BYTE PUBLIC; DECLARE CMD\$NUMBER BYTE PUBLIC; DECLARE FOREVER LITERALLY 'WHILE EXIT\$FLAG=1'; \$LIST

DECLARE CR LITERALLY 'ODH', LF LITERALLY 'OAH'; DECLARE MSG (*) BYTE DATA ',CR, ('O NORMAL INITIALIZATION ',CR, '1 FAST INITIALIZATION ',CR, '2 READ BUBBLE DATA ,CR, '3 WRITE BUBBLE DATA ',CR, ',CR, '4 READ BOOTLOOP REG. '5 WRITE BOOTLOOP REG. ',CR, '6 READ BOOTLOOP ',CR, '7 RESET FIFO ',CR, ',CR, '8 MBM PURGE '9 ABORT ,CR); 'A EXIT DECLARE MSO (*) BYTE DATA ('ENTER THE COMMAND NUMBER', CR); DECLARE MS1 (*) BYTE DATA ('INVALID COMMAND--TRY AGAIN',CR); DECLARE MS2 (*) BYTE DATA ('OPERATION INCOMPLETE', CR); DECLARE MS3 (*) BYTE DATA ('ENTER # OF PAGES TO BE TRANSFERRED--O TO 255', CR); DECLARE MS4 (*) BYTE DATA ('ENTER PAGE LOCATION IN BUBBLE MODULE--O TO 2048', CR); DECLARE MS5 (*) BYTE DATA ('ENTER A CARRIAGE RETUREN TO CONTINUE', CR); DECLARE MS6 (*) BYTE DATA ('ABORT PHASE', CR); DECLARE MS7 (*) BYTE DATA ('PURGE PHASE',CR); DECLARE MS8 (*) BYTE DATA ('ILLEGAL ENTRY--TRY AGAIN',CR); DECLARE MS9 (*) BYTE DATA ('CONTINUOUS READ OR WRITE?--Y/N',CR); DECLARE MS10 (*) BYTE DATA ('INPUT ÀN "A" TO ABORT',CR); DECLARE MS11 (*) BYTE DATA ('OPERATION ABORTED'CR); DECLARE MS12 (*) BYTE DATA ('NOW EXECUTING COMMAND # ',CR); DECLARE MS13 (*) BYTE DATA ('EXECUTING A CONTINUOUS READ', CR); DECLARE MS14 (*) BYTE DATA ('EXECUTING A CONTINUOUS WRITE', CR); DECLARE MS15 (*) BYTE DATA ('HAVE A NICE DAY',CR); \$LIST

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE BMIO OBJECT MODULE PLACED IN :F1:BMI0.0BJ COMPILER INVOKED BY: PLM80 :F1:BMI0.PLM DEBUG

		\$TITLE('BMI06/6/83')
1		BMIO:DO;
		\$INCLUDE(:F1:MSGMOD.LIT)
	=	\$NOLIST
20	1	ABORT:PROCEDURE EXTERNAL; /*ABORT*/
21	2	END ABORT;
22	1	END ABORT; RDBUBL:PROCEDURE (BCREG,BLADDR) EXTERNAL; /*BUBIOR*/ DECLARE (BCREG,BLADDR) ADDRESS:
23	2	DECLARE (BCREG, BLADDR) ADDRESS;
24	2	END RDBUBL;
25	1	DECLARE (BCREG,BLADDR) ADDRESS; END RDBUBL; WRBUBL:PROCEDURE (BCREG,RAMAD) EXTERNAL; /*BUBIOW*/ DECLARE (BCREG,RAMAD) ADDRESS; END WRBUBL;
26	2	DECLARE (BCREG, RAMAD) ADDRESS;
27	2	END WRBUBL:
28	1	SETPAR:PROCEDURE (P,B) EXTERNAL; /*PARMET*/
29		DECLARE (P,B) ADDRESS;
30	2	END SETPAR;
31	1	SEND \$MESSAGE: PROCEDURE (PTR) EXTERNAL; /*TERMIO*/
32	2	DECLARE PTR ADDRESS;
33	2	DECLARE PTR ADDRESS; END SEND\$MESSAGE;
34	1	QUICK\$CI:PROCEDURE BYTE EXTERNAL; /*TERMIO*/
35		END QUICK\$CI;
36	ī	CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/
37	2	END CHK3;
38	1	CHK2: PROCEDURE EXTERNAL; /*CKSTAT*/
39	2	END CHK2;
40	1	CHK1: PROCEDURE EXTERNAL;
41	2	END CHK1;
42	1	DECLARE (BCREG, WR \$RAM, RD \$RAM) ADDRESS EXTERNAL; /*BMCOM*/
43	1	DECLARE (PAGE\$NUM, BM\$PAGE) ADDRESS EXTERNAL; /*IOMOD*/
44	1	DECLARE RW\$FLAG BYTE EXTERNAL;
45	1 1	DECLARE NET DITES
40	T	DECLARE STOP LITERALLY '41H';

PAGE 2

۰.

47	1	\$EJECT READ\$BUBBLE:PROCEDURE PUBLIC; /************************************		
		DESCRIPTION: CONTINUOUSLY READS A GIVEN NUMBER OF PAGES IN THE BUBBLE MODULEUNTIL ABORTED BY THE USER		
		INPUTS: P# OF PAGES TO READ B==# FIRST PAGE TO BE READ IN THE BUBBLE MODULE		
		OUTPUTS: BUBBLE DATA TO RAM, APPROPRIATE MESSAGE TO CONSOLE		
		CALLS: RDBUBL, SEND\$MESSAGE, SETPAR, ABORT, C1, CHK2		
		DESTROYS: B,C,D,E		

48 49 50 51 52 53	2	CALL SEND\$MESSAGE(.MB13); KEY-OOH;		
50	2	DO WHILE KEY<>STOP; /*READ TILL USER ABORT*/		
51	3	CALL SETPAR(PAGE\$NUM:BM\$PAGE); /*SET UP PARA REG DATA*/		
52	3	CALL RDBUBL (BCREG, RD\$RAM); /*READ BUBBLE DATA*/		
53	3	CALL CHK2; /*CHECK STATUS*/		
- 04	3	CALL ADORT; /"END READ GIU"/		
55				
56	3	END;		
57	2 2	CALL ABORT;		
58 50	2	CALL SEND\$MESSAGE(.MS11); /*SEND ABORT MSG TO CRT*/ RW\$FLAG=0;		
60		END READ\$BUBBLE;		
	<u> </u>			

\$EJECT 61 1 WRITE\$BUBBLE:PROCEDURE PUBLIC; DESCRIPTION: CONTINUOUSLY WRITES A GIVEN NUMBER OF PAGES IN THE BUBBLE MODULE--UNTIL ABORTED BY THE USER INPUTS: P--# OF PAGES TO WRITTEN B==# FIRST PAGE IN THE BUBBLE MODULE TO BE WRITTEN TO OUTPUTS: DATA TO THE BUBBLE MODULE, APPROPRIATE MESSAGE TO THE CONSOLE WRBUBL, SEND\$MESSAGE, CI, SETPAR, ABORT, CHK1 CALLS: DESTROYS: B.C.D.E 62 2 CALL SEND\$MESSAGE(.M214); 63 2 KEY-OOH: DO WHILE KEY<>STOP; 64 2 /*WRITE TILL USER ABORT*/ CALL SETPAR (PAGE\$NUM: BM\$PAGE); /*SET UP PARA REG DATA*/ 3 65 CALL WRBUBL (BCREG, WR\$RAM); /*WRITE BUBBLE DATA*/ 66 3 CALL CHK1; /*CHECK STATUS*/ CALL ABORT; /*ABORT WRITE CM 67 3 /*ABORT WRITE CMD*/ 68 3 KEY=QUICK\$CI; /*CHECK FOR USER ABORT*/ 69 3 END; CALL ABORT; 70 2 71 2 CALL SEND\$MESSAGE(.MS11); /*SEND ABORT MSG TO CRT*/ RW\$FLAG=0; 72 2 73 2 END WRITE\$BUBBLE; 74 1 END BMIO: MODULE INFORMATION:

CODE AREA SIZE=0351H849DVARIABLE AREA SIZE=0001H1DMAXIMUM STACK SIZE=0002H2D147 LINES READ0PROGRAM ERRORS

END OF PL/M-80 COMPILATION

PL/M-80 COMPILER CHKVAL

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE CHKVAL OBJECT MODULE PLACED IN :F1:CHKVAL.OBJ COMPILER INVOKED BY: PLM80 :F1:CHKVAL.PLM DEBUG

		<pre>\$TITLE('CHKVAL')</pre>	
		\$DATE (1/7/83)	
1		CHKVAL:DO;	
2	1	ILLEGAL\$ENTRY:PROCEDURE EXTERNAL;	/*ERRMOD*/
3	2	END ILLEGAL \$ENTRY;	,
4	1	DECLARE ENTRY\$FLAG BYTE EXTERNAL;	/*IOMOD*/
5	1	DECLARE INDEX BYTE EXTERNAL;	/*TERMIO*/
6	1	DECLARE VALID\$CHAR(256) BYTE;	
7	1	DECLARE BUFFER(256) BYTE EXTERNAL;	/*TERMIO*/
8	1	DECLARE N BYTE;	

.

...

.

2,

9	1	\$EJECT PAGE \$CHECK : PR	DCEDURE ;
		/*********	***************************************
		DESCRIPTION:	VERIFIES THE NUMBER OF PAGES TO BE TRANSFERRED
		INPUTS:	CHARACTERS IN THE INPUT BUFFER
		OUTPUTS:	ERROR MESSAGE TO CONSOLE FOR AN INVALID ENTRY
		CALLS:	ILLEGAL \$ENTRY
		DESTROYS:	NONE
		*****	***************************************
10	2	IF INDEX ELSE	>3 THEN CALL ILLEGAL\$ENTRY;
12	2		SE INDEX-1;
13	3		VALID\$CHAR(0) THEN CALL ILLEGAL\$ENTRY;
15	J		VALID\$CHAR(O) OR VALID\$CHAR(1) THEN CALL ILLEGAL\$ENTRY;
18	4		IF BUFFER(0)<30H OR BUFFER(0)>32H THEN
19	4		CALL ILLEGAL \$ENTRY; ELSE
20	4		DO;
21	5		IF BUFFER(0)=32H THEN
22	5		DO;
23	6		IF BUFFER(1)<30H OR BUFFER(1)>35H THEN
24	6		CALL ILLEGALSENTRY
- ·	·		ELSE
25	6		IF BUFFER(1)=35H AND (BUFFER(2)<30H OR
			BUFFER (2)>35H)
26	6		CALL ILLEGAL\$ENTRY;
27	6		END;
			ELSE
28	5		IF VALID\$CHAR(1) OR VALID\$CHAR(2) THEN
29	5		CALL ILLEGAL\$ENTRY;
30	5		END;
31	4		END;
32	3	EN	
33	2	END PAGE\$CHEC	(;

\$EJECT

34 1 CHECK\$BM\$PAGE: PROCEDURE;

DESCRIPTION: VERIFIES THE PAGE NUMBER REQUESTED IN THE BUBBLE MODULE

INPUTS: CHARACTERS IN THE INPUT BUFFER

OUTPUTS: ERROR MESSAGE TO CONSOLE FOR AN INVALID ENTRY

CALLS: ILLEGAL\$ENTRY

DESTROYS: NONE

35	2	IF INDEX>4 THEN CALL ILLEGAL\$ENTRY; ELSE
37	2	DO CASE INDEX-1;
38	3	IF VALID\$CHAR(O) THEN CALL ILLEGAL\$ENTRY;
		IF VALID\$CHAR(O) OR VALID\$CHAR(1) THEN
41	3	CALL ILLEGAL \$ENTRY;
		IF VALID\$CHAR(0) OR VALID\$CHAR(1) OR VALID\$CHAR(2) THEN
43	3	CALL ILLEGAL \$ENTRY;
	•	DO;
45	4	IF BUFFER(0)<30H OR BUFFER(0)>32H THEN
46	4	CALL ILLEGAL ENTRY;
10	•	ELSE
47	4	DO:
48	5	IF BUFFER(0)=32H THEN
49	5	D0;
50	6	IF BUFFER(1)<>30H THEN CALL ILLEGAL\$ENTRY;
	-	ELSE
52	6 [.]	IF BUFFER(2)<30H OR BUFFER(2)>34H THEN
53	6	CALL ILLEGAL \$ENTRY;
•••	-	ELSE
54	6	IF BUFFER(2)=34H AND BUFFER(3)<30H
		OR BUFFER(3)>38H THEN
		CALL ILLEGAL \$ENTRY;
55	6	END;
56	6	END;
57	5	END;
	4	END;
59	3	END;
60	2	END CHECK\$BM\$PAGE;
	-	

\$EJECT

61 1 CHECK \$ENTRY \$VALUE: PROCEDURE PUBLIC;

DESCRIPTION: VERIFIES THE INFORMATION THAT THE USER ENTERED AT THE CONSOLE

INPUTS: INPUT BUFFER

OUTPUTS: ERROR MESSAGE TO CONSOLE FOR AN INVALID ENTRY

CALLS: PAGE\$CHECK,CHECK\$BM\$PAGE

DESTROYS: NONE

62	2	DO N=O TO (INDEX-1);
63	3	VALID\$CHAR(N)=BUFFER(N)<30H OR BUFFER(N)>39H;
64	3	END;
65	2	DO CASE ENTRY\$FLAG;
66	3	CALL PAGE\$CHECK
67	3	CALL CHECK\$BM\$PAGE;
68	3	END;
69	2	END CHECK\$ENTRY\$VALUE;
70	1	END CHKVAL;

MODULE INFORMATION:

CODE AREA SIZE=0131H481DVARIABLE AREA SIZE=0101H257DMAXIMUM STACK SIZE=0006H6D121 LINES READ0PROGRAM ERRORS

END OF PL/M-80 COMPILATION

ASM80 :FI:CKSTAT.S MACROFILE PAGEWIDTH(100) DEBUG MOD85

ISIS-II 8080/8085 MACF CKSTAT3/10/83	RO ASSEMBLER, V4.1	CKSTAT PAG	E 1
LOC OBJ	LINE SOUF	RCE STATEMENT	·
	1 \$TITLE('CKSTAT 2 NAME CKSTAT 3 EXTRN ERROR 4 ;		
	5 , 6 ;		************
	7 ;DESCRIPTION: 8 ;	CHECKS THE ST.	ATUS REGISTER OF THE 7220
	9; INPUTS: 10;	NONE	
		ERROR MESSAGE	WHEN APPROPRIATE
	13 ; CALLS: 14 ;	ERROR	
	15 ; DESTROYS: 16 ;	NONE	
		*****	*****
	18	CSEG	,
	19 ; 20	PUBLIC CHK1	CHECK WRITE OPERATION
0000 C5	21 CHK1:	PUSH B	SAVE B REG
0001 47	22	MOV B,A	SAVE A REG
0002 EE40	23.	XRI 40H	;SUCCESSFUL OPERATION??
0004 CA0D00 C	24	JZ OKAYI	
0007 78 0008 EE42	25 26	MOV A,B XRI 42H	;RESTORE A REG ;IF NOT, CHECK OTHER VALUE
000A C40000 E	27	CNZ ERROR	SEND MESSAGE FOR ERROR
000D C1	28 OKAY1:	POP B	RESTORE B REG
000E C9	29	RET	;RETURN
	30 ; 31	PUBLIC CHK2	;CHECK READ OPERATION
000F C5	32 CHK2:	PUSH B	SAVE B REG
0010 47	33	MOV B,A	SAVE A REG
0011 EE40	34	XRI 40H	
0013 CA1COO C 0016 78	35 36	JZ OKAY2 MOV A,B	
0017 EE48	37	XRI 48H	
0019 C40000 E	38	CNZ ERROR	
001C C1	39 OKAY2:	POP B	
001D C9	40	RET	
	41 ; 42	PUBLIC CHK3	CHECK OTHER OPERATIONS
001E EE40	43 CHK3:	XRI 40H	SAME AS CHK1 AND CHK2
0020 C40000 E	44	CNZ ERROR	
0023 C9	45	RET	
	46 ; 47	END	
PUBLIC SYMBOLS	1	LIIU	
CHK 1 C 0000 CHK2	C 000F CHK3 (C 001E	· .

.

.

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE CNVERT OBJECT MODULE PLACED IN :F1:CNVERT.OBJ COMPILER INVOKED BY: PLM80 :F1:CNVERT.PLM DEBUG

1 2 3 4 5 6 7	1 1 1 1 1 1	<pre>\$TITLE('CNVERT4/29/83') CNVERT:DO; DECLARE BUFFER(256) BYTE EXTERNAL; /*TERMIO*/ DECLARE DUMBUF BYTE; DECLARE N BYTE; DECLARE N BYTE; DECLARE OR LITERALLY 'ODH'; ASCOO\$TO\$BINARY: PROCEDURE ADDRESS PUBLIC; /************************************</pre>
		DESCRIPTION: CONVERTS CHARACTER FROM ASCII TO BINARY
		INPUTS: ASCII CHARACTERS IN A BUFFER
		OUTPUTS: BINARY EQUIVALENT
		CALLS: NONE
		DESTROYS: NONE

8 9 10 11 12 13 14 15 16 17	2 2 3 3 3 3 2 2 1	<pre>X=0; N=0; D0 WHILE BUFFER(N) <> CR; DUMBUF=BUFFER(N)-30H; X=10*X + DUMBUF; N=N+1; END; RETURN X; END ASCII\$TO\$BINARY; END CNVERT;</pre>

MODULE INFORMATION:

CODE AREA SIZE=0040H64DVARIABLE AREA SIZE=0004H4DMAXIMUM STACK SIZE=0004H4D31 LINES READ0PROGRAM ERRORS

END OF PL/M-80 COMPILATION

PL/M-80 COMPILER DOCMD--6/6/83

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE DOCMD OBJECT MODULE PLACED IN :F1:DOCMD.OBJ COMPILER INVOKED BY: PLM80 :F1:DOCMD.PLM DEBUG

\$TITLE('DOCMD--6/6/83')
DOCMD:D0;

1

_		=	<pre>\$INCLUDE(:F1: \$NOLIST</pre>	PRMOD2.EXT)	
53	1		DECLARE	(PAGE\$NUM,BM\$PAGE) ADDRESS EXTERNAL; /*IOMOD*/	
54	1		DECLARE	(BLADDR, BLFSA) ADDRESS EXTERNAL; /*BMCOM*/	
55	1		DECLARE	(BCREG, WR\$RAM, RD\$RAM) ADDRESS EXTERNAL; /*BMCOM*,	/
56	1		DECLARE	(EXIT\$FLAG, RW\$FLAG) BYTE EXTERNAL; /*BMCOM*/	

PAGE 1

1.

DESCRIPTION: EXTERNAL DECLARATIONS FOR THE DOCND MODULE ECHO: PROCEDURE (CHAR) EXTERNAL; /*MONITOR*/ DECLARE CHAR BYTE; END ECHO; CROUT: PROCEDURE EXTERNAL; /*MONITOR*/ END CROUT: BMINIT: PROCEDURE EXTERNAL: /*INIT*/ END BMINIT: INBUBL: PROCEDURE EXTERNAL; /*INIT*/ END INBUBL: ABORT: PROCEDURE EXTERNAL; /*ABORT*/ END ABORT; FAST\$INITIALIZATION: PROCEDURE EXTERNAL; /*FSTINT*/ END FAST\$INITIALIZATION: FIFORS: PROCEDURE EXTERNAL; /*FIF0*/ END FIFORS: RDBUBL: PROCEDURE (BCREG, RAMAD) EXTERNAL; /*BUBIOR*/ DECLARE (BCREG, RAMAD) ADDRESS; END RDBUBL: WRBUBL: PROCEDURE (BCREG, ROMAD) EXTERNAL; /*BUBIOW*/ DECLARE (BCREG, ROMAD) ADDRESS: END WRBUBL; READ\$BUBBLE:PROCEDURE EXTERNAL; /*RDWR*/ END READ\$BUBBLE; WRITE\$BUBBLE:PROCEDURE EXTERNAL; /*RDWR*/ END WRITE\$BUBBLE; RDBLRS:PROCEDURE (BCREG,BLADDR) EXTERNAL; /*BTL00P*/ DECLARE (BCREG.BLADDR) ADDRESS: END RDBLRS: WRBLRS: PROCEDURE (BCREG, RAMAD) EXTERNAL; /*BTL00P*/ DECLARE (BCREG, RAMAD) ADDRESS; END WRBLRS: MBMPRG:PROCEDURE EXTERNAL: /*BUBIOW*/ END MBMPRG; /*BTL00P*/ RDBOOT: PROCEDURE (BCREG, BLADDR) EXTERNAL; DECLARE (BCREG, BLADDR) ADDRESS; END RDBOOT; IO\$DEFINITION: PROCEDURE EXTERNAL; /*IOMOD*/ END 10\$DEFINITION; CHK1: PROCEDURE EXTERNAL; /*CKSTAT*/ END CHK1: CHK2: PROCEDURE EXTERNAL; /*CKSTAT*/ END CHK2: CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/ END CHK3: SETPAR: PROCEDURE (BC, DE) EXTERNAL; /*PARMET*/ DECLARE (BC, DE) ADDRESS; END SETPAR; INTPAR: PROCEDURE EXTERNAL; /*PARMET*/ END INTPAR; **CI:PROCEDURE BYTE EXTERNAL;** /*MONITOR*/ END CI:

PL/M-80 COMPILER BMCOM--9/16/83

PAGE 1

ISIS-11 PL/M-80 V4.0 COMPILATION OF MODULE BMCOM OBJECT MODULE PLACED IN :F1:BMCOM.OBJ COMPILER INVOKED BY: PLM80 :F1:BMCOM.PLM DEBUG \$TITLE('BMCOM--9/16/83') 1 BMCOM:DO: /**** MAIN PROGRAM TO INITIALIZE THE SBC 80/24 AND THE **DESCRIPTION:** BMC 7220. USER COMMANDS FROM A CONSOLE INPUTS: COMMANDS TO THE BMC 7220 AND MESSAGES TO THE CONSOLE OUTPUTS: PRINT\$MENU, ECHO, EXECUTE\$COMMAND, INVALID\$COMMAND CALLS: **DESTROYS:** NONE \$INCLUDE(:F1:PRMOD1.EXT) = \$NOLIST \$INCLUDE(:F1:DECMOD.LIT) \$NOLIST \$INCLUDE(:F1:MSGMOD.LIT) = \$NOLIST 46 1 MAIN: PROCEDURE PUBLIC; 47 2 BCREG=7300H; /*LOCATION OF PARA. REG. DATA*/ 48 2 /*LOCATION TO WRITE BTLOOP DATA TO*/ BLADDR=7800H; 2 49 BLFSA=7800H; /*BTLOOP DATA IN ROM-(TEMP IN RAM)-*/ /*START ADDR. OF DATA TO BE WRITTEN*/ 2 50 WR\$RAM=7255H 2 51 RD RD RAM = 792BH; /* 11 11 н 11 11 READ*/ 52 2 EXIT\$FLAG=1; 2 53 /*LOOP UNTIL EXIT COMMAND RECEIVED*/ DO FOREVER: 3 54 ERR\$FLAG=1; 3 55 RW\$FLAG=0:L 56 3 CALL PRINT\$MENU; 3 CMD\$NUMBER=FETCH\$CMD; 57 3 58 IF CMD\$NUMBER<O OR CMD\$NUMBER >10 THEN 3 59 CALL INVALID\$CMD; ELSE 3 60 D0: 4 61 CALL EXECUTE \$COMMAND (CMD \$NUMBER); END; 62 4 63 3 END: 64 2 CALL SEND\$MESSAGE(.MS15); 65 2 END MAIN; END BMCOM; 66 1

MODULE INFORMATION:

CODE AREA SIZE = 0329H 809D

PAGE 2

- - DESCRIPTION: GETS THE COMMAND NUMBER FROM THE TABLE VALUE ENTERED BY THE USER
 - INPUTS: COMMAND FROM USER
 - OUTPUTS: APPROPRIATE COMMAND NUMBER FOR USE BY THE EXECUTE\$COMMAND ROUTINE
 - CALLS: CI,ECHO,CROUT

DESTROYS: A

58	2	DECLARE CMD BYTE;
59	2	CMD=(CI AND 7FH) - 30H;
60	2	CALL ECHO(CMD + 30H);
61	2	CALL CROUT;
62	2	IF CMD >9 THEN CMD=CMD - 7;
64	2	RETURN CMD;
65	2	END FETCH\$CMD;

PL/N	1-80	COMPILER DOC	MD6/6/83	PAGE 3
66	1	\$EJECT EXECUTE\$COMM	AND: PROCEDURE (NUM) PUBLIC;	****
		DESCRIPTION:	CALLS THE APPROPRIATE ROUTINE TO E GIVEN BY THE USER	
		INPUTS:	CMD\$NUMBER	,
		OUTPUTS:	NONE	
		CALLS:	BMINIT,INBUBL,FSTINT,IO\$DEFINITION CHK1,RDBLRS,WRBLRS,ABORT,RDBOOT,FI READ\$BUBBLE,WRITE\$BUBBLE,SETPAR	
		DESTROYS:	B,C,D,E,H,L,A ***********************************	****************/
67	2	DECLARE	NUM BYTE:	
68	2	DO CASE	NUM;	
69	3	DO		
70 71	4 4		CALL BMINIT; /* CALL INBUBL;	NORMAL INIT*/
72	4		CALL CHK3;	
73	4	EN	D;	
74	3			FSTINT*/
75	3	DO		A*/
76 77	4 4		CALL IO\$DEFINITION; IF RW\$FLAG=1 THEN	
78	4			CONTINUOUS READ*/
, 0	•		ELSE	
79	4		DO;	
80	5		CALL SETPAR (PAGE \$NUM, BM\$PAGE	
81 82	5. 5		CALL RDBUBL(BCREG,RD\$RA CALL CHK2;	M);
83	5		END;	
84	4	EN		
85	3	DO		\TA*/
86	4		CALL IO\$DEFINITION;	
87 88	4 4	•	IF RW\$FLAG≈1 THEN CALL WRITE\$BUBBLE; /*	CONTINUOUS WOTTE*/
00	-		ELSE	CONTINUOUS WRITE 7
89	4		DO;	
90	5		CALL SETPAR (PAGE\$NUM, BM\$PAGE	
91 02	5 5		CALL WRBUBL (BCREG, WR \$RA	M);
92 93	כ ג		CALL CHK1; END;	
93 94	5 4	EN		
95	3	DO		
96	4		CALL RDBLRS (BCREG, BLADDR); /*	READ BOOTLOOP REG*/
97 98	4 4	IT NI	CALL CHK3; /*CHECK STATUS*/	
90	4	EN	υ,	

		\$EJECT
99	3	DO;
100	4	CALL WRBLRS(BCREG, BLFSA); /*WRITE BOOTLOOP REG*/
101	4	CALL CHK3; /*CHECK STATUS*/
102	4	END;
103	3	DO;
104	4	CALL RDBOOT(BCREG,BLADDR); /*READ BOOTLOOP*/
105	4	CALL CHK3; /*CHECK STATUS*/
106	4	END;
107	3	DO;
108	4	CALL FIFORS; /*RESET FIFO*/
109	4	CALL CHK3; /*CHECK STATUS*/
110	4	END;
111	3	DO;
112	4	CALL MBMPRG; /*PURGE*/
113	4	CALL CHK3; /*CHECK STATUS*/
114	4	END;
115	3	DO;
116	4	CALL ABORT; /*ABORT*/
117	4	CALL CHK3; /*CHECK STATUS*/
118	4	END;
119		EXIT\$FLAG=0;
120		END;
121		END EXECUTE\$COMMAND;
122	1	END DOCMD;

.

MODULE INFORMATION:

.

`

CODE AREA SIZE=011FH287DVARIABLE AREA SIZE=0002H2DMAXIMUM STACK SIZE=0002H2D167 LINES READ0PROGRAM ERRORS

END OF PL/M-80 COMPILATION

ERRMOD--6/2/83 PL/M-80 COMPILER PAGE 1 ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE ERRMOD OBJECT MODULE PLACED IN :F1:ERRMOD.OBJ COMPILER INVOKED BY: PLM80 :F1:ERRMOD.PLM DEBUG \$TITLE('ERRMOD--6/2/83') 1 ERRMOD:DO; /******** DESCRIPTION: OUTPUTS ERROR MESSAGES TO THE TERMINAL INPUTS: NONE OUTPUTS: THE APPROPRIATE MESSAGE

CALLS: SEND\$MESSAGE,CI

		DESTROYS: NONE ***********************************
2	1	CI: PROCEDURE BYTE EXTERNAL /*MONITOR*/
3	2	END CI;
2 3 4 5 6	1 2 2	SEND\$MESSAGE: PROCEDURE (PTR) EXTERNAL; /*TERMIO*/
5	2	DECLARE PTR ADDRESS;
6	2	END SEND\$MESSAGE;
		INCLUDE(:F1:MSGMOD.LIT)
		= \$NOLIST
25	1	DECLARE (ERR\$FLAG,RW\$FLAG) BYTE EXTERNAL; /*BMCOM*/
26		WAIT: PROCEDURE;
27	2	CALL SEND\$MESSAGE(.MS5);
28	1 2 2 3	DO WHILE (CI AND 7FH) <> CR; /*WAIT FOR USER TO*/
29	3	END; /*ENTER CARRIAGE RETURN*/
30	2 2	ERR\$FLAG=1;
31	2	END WAIT;
32	1	INVALID\$CMD: PROCEDURE PUBLIC; /***INVALID COMMAND MSG**/
33	2	CALL SEND\$MESSAGE(.MS1);
34	2 2	CALL WAIT;
35		END INVALID\$CMD;
36	1	ERROR: PROCEDURE PUBLIC; /**OPERATION INCOMPLETE MSG**/
37	2	CALL SEND\$MESSAGE(.MS2);
38	2	IF RW\$FLAG=1 THEN CALL WAIT;
40	2	END ERROR;
41	1	ILLEGAL\$ENTRY: PROCEDURE PUBLIC; /*MSGUSER ENTERED WRONG INFO*/
42	2	CALL SEND\$MESSAGE(.MS8);
43	2 2	CALL WAIT;
44	2	END ILLEGAL\$ENTRY;
45	1	END ERRMOD;

MODULE INFORMATION:

CODE ARE	A SIZE		~	0301H	769D
VARIABLE	AREA	SIZE	=	0000H	OD
MAXIMUM	STACK	SI ZE	=	0004H	4D

PL/M-80 COMPILER FSTINT--8/26/83

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE FSTINT OBJECT MODULE PLACED IN :F1:FSTINT.OBJ COMPILER INVOKED BY: PLM80 :F1:FSTINT.PLM DEBUG

1 FSTINT: D0; \$INCLUDE(:F1:MSGMOD.LIT) = \$N0 LIST 20 1 ABORT: PROCEDURE EXTERNAL; /*ABORT*/ 21 2 END ABORT; 22 1 CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/ 23 2 END CHK3; 24 1 MBMPRG: PROCEDURE EXTERNAL; /*BUBIOW*/ 25 2 END MBMPRG; 26 1 SEND\$MESSAGE: PROCEDURE (PPT) EXTERNAL: /*TERMIO*/			
<pre>\$INCLUDE(:F1:MSGMOD.LIT) = \$NO LIST 20 1 ABORT: PROCEDURE EXTERNAL; /*ABORT*/ 21 2 END ABORT; 22 1 CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/ 23 2 END CHK3; 24 1 MBMPRG: PROCEDURE EXTERNAL; /*BUBIOW*/ 25 2 END MBMPRG; 26 1 SEND \$MESSAGE: PROCEDURE (PPT) EXTERNAL: /*TERMIO*/</pre>	_		\$TITLE('FSTINT8/26/83')
= \$NO LIST 20 1 ABORT: PROCEDURE EXTERNAL; /*ABORT*/ 21 2 END ABORT; 22 1 CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/ 23 2 END CHK3; 24 1 MBMPRG: PROCEDURE EXTERNAL; /*BUBIOW*/ 25 2 END MBMPRG; 26 1 SEND \$MESSAGE: PROCEDURE (PPT) EXTERNAL: /*TERMIO*/	1		
201ABORT: PROCEDURE EXTERNAL;/*ABORT*/212END ABORT;221CHK3: PROCEDURE EXTERNAL;/*CKSTAT*/232END CHK3;241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND \$MESSAGE: PROCEDURE (PPT) EXTERNAL: /*TERMIO*/			
201ABORT: PROCEDURE EXTERNAL;/*ABORT*/212END ABORT;221CHK3: PROCEDURE EXTERNAL;/*CKSTAT*/232END CHK3;241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL;/*TERMIO*/272DECLARE OPT ADDRESS:			= \$NO LIST
212END ABORT;221CHK3: PROCEDURE EXTERNAL;/*CKSTAT*/232END CHK3;241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL;/*TERMIO*/272DECLARE OPT ADDRESS:	20	1	ABORT: PROCEDURE EXTERNAL; /*ABORT*/
221CHK3: PROCEDURE EXTERNAL;/*CKSTAT*/232END CHK3;241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL;/*TERMIO*/272DECLARE DET ADDRESS:	21	2	END ABORT;
232END CHK3;241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL;/*TERMIO*/272DECLARE OBT ADDRESS:	22	1	CHK3: PROCEDURE EXTERNAL; /*CKSTAT*/
241MBMPRG: PROCEDURE EXTERNAL;/*BUBIOW*/252END MBMPRG;261SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL; /*TERMIO*/272DECLARE DRT ADDRESS:	23	2	END CHK3;
25 2 END MBMPRG; 26 1 SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL; /*TERMIO*/ 27 2 DECLARE DRT_ADDRESS;	24	1	MBMPRG: PROCEDURE EXTERNAL; /*BUBIOW*/
26 1 SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL; /*TERMIO*/	25	2	END MBMPRG:
27 2 DECLARE DET ADDRESS:	26	1	SEND\$MESSAGE: PROCEDURE (PRT) EXTERNAL: /*TERMIO*/
	27	2	DECLARE PRT ADDRESS:
28 2 END SEND \$MESSAGE;		2	END SEND \$MESSAGE:
		1	WRBLRM: PROCEDURE (BCREG.BLADDR) EXTERNAL: /*BTLOOP*/
30 2 DECLARE (BCREG, BLADDR) ADDRESS;		2	DECLARE (BCREG.BLADDR) ADDRESS:
31 2 END WRBLRM;		2	END WRBLRM:
291WKDERM! PROCEDURE (BCREG, BLADDR) EXTERNAL;/*DIEODP302DECLARE (BCREG, BLADDR) ADDRESS;312END WRBLRM;321TEST: PROCEDURE EXTERNAL;/*TSTMOD*/	32	1	TEST: PROCEDURE EXTERNAL: /*TSTMOD*/
33 2 END TEST:	33	2	END TEST:
321TEST: PROCEDURE EXTERNAL;/*TSTMOD*/332END TEST;341BMINIT: PROCEDURE EXTERNAL;/*INIT*/352END BMINIT;361INTPAR: PROCEDURE EXTERNAL;/*PARMET*/372END INTPAR;381DECLARE ERR\$ELAG BYTE EXTERNAL;/*BMCOM*/	34	1	BMINIT: PROCEDURE EXTERNAL: /*INIT*/
35 2 END BMINIT:	35	2	END BMINIT:
36 1 INTPAR: PROCEDURE EXTERNAL; /*PARMET*/	36	1	INTPAR: PROCEDURE EXTERNAL: /*PARMET*/
37 2 END INTPAR:	37	2	END INTPAR:
38 1 DECLARE ERR\$FLAG BYTE EXTERNAL; /*BMCOM*/	38	ī	DECLARE ERR\$FLAG BYTE EXTERNAL: /*BMCOM*/
39 1 DECLARE (BCREG, BLFSA) ADDRESS EXTERNAL; /*BMCOM*/		ī	

.

PAGE 1

1

.

PL/M-80 COMPILER FSTINT--8/26/83

PAGE 2

40	1		IZATION: PROCEDURE PUBLIC; ************************************
		INPUTS:	NONE
		OUTPUTS:	PROPER PARAMETERS AND THE BOOT LOOP DATA TO THE 7220 BMC
		CALLS:	ABORT,MBMPRG,CHK3,BMINIT,INTPAR,TEST
		DESTROYS:	B,C,D,E ***********************************
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	22222333344444 33 221	CA IF DO EN EL	CALL MBMPRG; /*PURGE PARA. REG. DATA*/ CALL CHK3; /*CHECK STATUS*/ IF ERR\$FLAG <> 1 THEN /*PROCEED IF SUCCESSFUL*/ DO; CALL BMINIT; /*SET PARA REG DATA*/ CALL INTPAR; /*LOAD PARA REGS*/ CALL WRBLRM(BCREG,BLFSA); /*LOAD BL REG.*/ CALL CHK3; /*CHECK STATUS*/ END; ELSE CALL SEND\$MESSAGE(.MS7); /*MSGPURGE INCMPLT*/ D;
MODU	LE I	NFORMATION:	· · ·
	VAR MAX 115	E AREA SIZE IABLE AREA SIZ IMUM STACK SIZ LINES READ ROGRAM ERRORS	

END OF PL/M-80 COMPILATION

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE IOMOD OBJECT MODULE PLACED IN :F1:IOMOD.OBJ COMPILER INVOKED BY: PLM80 :F1:IOMOD.PLM DEBUG

.

		TTTLE (1000	
1		<pre>\$TITLE('IOMOD5/25/83') IOMOD: D0;</pre>	
T		\$INCLUDE(:F1:MSGMOD.LIT)	
		= \$NOLIST	
20	1	SEND \$MESSAGE: PROCEDURE (PTR) EXTERNAL;	/*TEDMIA*/
21	2	DECLARE PTR ADDRESS;	/ /////////////////////////////////////
22	2 2	END SEND SMESSAGE	
23	1	END SEND \$MESSAGE; SETPAR: PROCEDURE (PAGE\$NUM,BM\$PAGE) EXT DECLARE (PAGE\$NUM,BM\$PAGE) ADDRESS;	FRNAL · /*PARMET*/
24	2	DECLARE (PAGE SNUM, BM SPAGE) ADDRESS:	cronces / rracher /
25	2	END SETPAR.	
26	ī	READ CONSOLE: PROCEDURE EXTERNAL;	/*TERMIO*/
27	2	END READ SCONSOLE;	, ,
28	1	READ\$CONSOLE: PROCEDURE EXTERNAL; END READ\$CONSOLE; ASCII\$TO\$BINARY: PROCEDURE ADDRESS EXTER	NAL; /*CNVERT*/
29	2	END ASCII\$TO\$BINARY; ECHO:PROCEDURE (CHAR) EXTERNAL; DECLARE CHAR BYTE;	
30	1	ECHO: PROCEDURE (CHAR) EXTERNAL;	/*MONITOR*/
31	2 2	DECLARE CHAR BYTE;	
32	2	END ECHO; ILLEGAL\$ENTRY:PROCEDURE EXTERNAL; END ILLEGAL\$ENTRY	
33	1	ILLEGAL \$ENTRY: PROCEDURE EXTERNAL;	/*ERRMOD*/
34	2	END ILLEGAL\$ENTRY	
35	2 1	CI: PROCEDURE BYTE EXTERNAL;	/*MONITOR*/
36	2	END CI;	
37	1	CROUT: PROCEDURE EXTERNAL;	/*MONITOR*/
38	2	END CROUT;	
39	1	CROUT:PROCEDURE EXTERNAL; END CROUT; CHECK\$ENTRY\$VALUE:PROCEDURE EXTERNAL; END CHECK\$ENTRY\$VALUE; DECLARE (PAGE\$NUM,BM\$PAGE) ADDRESS PUBLI	/*CHKVAL*/
40	2 1	END CHECK\$ENTRY\$VALUE;	
41	1	DECLARE (PAGE\$NUM, BM\$PAGE) ADDRESS PUBLI	C;
42	1	DECLARE BUFFER (256) BYTE EXTERNAL;	/*IERM10*/
43	1	DECLARE (ERR\$FLAG, RW\$FLAG) BYTE EXTERNAL	; /*BMCUM*/
44		DECLARE YES LITERALLY '59H', NO LITERALLY	'43H';
45	1	DECLARE ENTRY \$FLAG BYTE PUBLIC;	
46	1	DECLARE TWO\$CHANNELS LITERALLY '1000H';	

PL/M-80 COMPILER IOMOD--5/25/83

\$EJECT FETCH\$NUMBER: PROCEDURE ADDRESS; 47 1 DESCRIPTION: FETECHES INPUT FROM THE TERMINAL AND CONVERTS TO THE DECIMAL EQUIVALENT INPUTS: DATA FROM THE TERMINAL OUTPUTS: NONE READ\$CONSOLE,ASCII\$TO\$DECIMAL CALLS: DESTROYS: NONE 48 2 DECLARE TEMP ADDRESS 49 2 ERR\$FLAG=0; 2 50 TEMP=000H;

502TEMP=000H;512CALL READ\$CONSOLE;522CALL CHECK\$ENTRY\$VALUE;532IF ERR\$FLAG=0 THEN TEMP=ASCII\$TO\$BINARY;552RETURN TEMP;562END FETCH\$NUMBER;

PAGE 3

.

57	1	\$EJECT IO\$DEFINITION: PROCEDURE PUBLIC; /************************************				
		DESCRIPTION: ALLOWS THE USER TO DEFINE THE I/O INFORMATION FOR THE BUBBLE MODULE FROM THE TERMINAL				
		INPUTS: PAGE\$NUMNUMBER OF PAGES TO BE TRANSFERRED BM\$PAGELOCATION IN THE BUBBLE MODULE				
		OUTPUTS: PAGE\$NUM AND BM\$PAGE TO THE PROPER LOCATION IN THE RAM FOR LOADING IN THE 7220 BMC PARAMETRIC REGISTERS,ERROR MESSAGES TO USER				
		CALLS: SEND\$MESSAGE,READ\$CONSOLE,SETPAR,FETCH\$NUMBER,CI ILLEGAL\$ENTRY				
		DESTROYS: B,C,D,E,H,L ***********************************				
58	2	DECLARE KEY BYTE;				
59	2	AGAIN1: CALL SEND \$MESSAGE (.MS3);				
60	2 2 2 2	ENTRY\$FLAG=0;				
61	2	PAGE\$NUM=FETCH\$NUMBER OR TWO\$CHANNELS;				
62 64	2	IF ERR\$FLAG=1 THEN GOTO AGAIN1; AGAIN2: CALL SEND\$MESSAGE(.MS4);				
65	2	ENTRY \$FLAG=1;				
66	2222222233	BM\$PAGE=FETCH\$NUMBER				
67	2	IF ERR\$FLAG=1 THEN GOTO AGAIN2;				
69	2	REPEAT: CALL SEND \$MESSAGE (.MS9);				
70	2	KEY≈CI AND 7FH;				
71	2	CALL ECHO(KEY);				
72	2	CALL CROUT;				
73 74	2	IF. KEY=YES THEN				
74 75	2	DO; CALL SEND\$MESSAGE(.MS10);				
76	3	RW\$FLAG=1;				
77	3	END;				
		ELSE				
78	2	IF KEY<>NO THEN				
79	2	D0;				
80	3	CALL ILLEGAL \$ENTRY;				
81 82	2 3 3 3	GOTO REPEAT; END;				
82 83	2	END IO\$DEFINITION;				
84	1	END IOMOD;				

MODULE INFORMATION:

CODE AREA SIZE=0360H864DVARIABLE AREA SIZE=0008H8DMAXIMUM STACK SIZE=0004H4D154 LINES READOPROGRAM ERRORS

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE MENU OBJECT MODULE PLACED IN :F1:MENU.OBJ COMPILER INVOKED BY: PLM80 :F1:MENU.PLM DEBUG

1		<pre>\$TITLE('MENU') \$DATE(6/6/83) MENU:DO; \$INCLUDE(:F1:MSGMOD.LIT) = \$NOLIST</pre>	
20	1	DECLARE SP LITERALLY '20H';	
	1		
22	1	DECLARE Q ADDRESS;	
23	1	DECLARE ERR\$FLAG BYTE EXTERNAL;	/*BMCOM*/
24	1	CO:PROCEDURE (CHAR) EXTERNAL;	/*MONITOR*/
25	2	DECLARE CHAR BYTE;	•
26	2	END CO;	
27	1	SEND\$MESSAGE: PROCESURE (PTR) EXTERNAL;	/*TERMIO*/
28	2	DECLARE PTR ADDRESS;	
29	2	END SEND \$MESSAGE;	

\$EJECT

OUTPUTS: CR, SP AND LF TO TERMINAL

CALLS: CO

DESTROYS: A

31	2	DECLARE (I,J) BYTE;
32	2	IF I <>0 THEN
33	2	DO P=O TO I;
34	3	CALL CO(CR);
35	3	CALL CO(LF);
36	3	END;
37	2	IF J <>0 THEN
38	2	DO Q=O TO J;
39	3	CALL CO(SP);
40	3	END;
41	2	END MOVE\$CURSOR;

PL/M	-80	COMPILER MEN	U 6/6/83 PAGE 3	
42	1	/*********	ROCEDURE PUBLIC; ************************************	****
		INPUTS:	NONE	
		OUTPUTS:	NONE	
		CALLS:	SEND\$MESSAGE,MOVE\$CURSOR	
			NONE ***********************************	***/
43	2	CALL MO	VE\$CURSOR(5,8);	
44	2	D0 P=0		
45	3	•	P*26;	
46	2 3 3 3		LL SEND\$MESSAGE(.MSG(Q));	
47	2	C 1	LL MOVE\$CURSOR(0,8);	

CALL MOVE\$CURSOR(4,0);

50 51 52	2 2 1		ND\$MESSAGE(.MSO); NU;
MODU	LE	NFORMATION:	

END;

CODE AREA SIZE = 0368H 872D VARIABLE AREA SIZE = 0005H 5D MAXIMUM STACK SIZE = 0004H 4D 120 LINES READ **O PROGRAM ERRORS**

END OF PL/M-80 COMPILATION

48

49

.

3

ISIS-II 8080/8085 MACRO ASSEMBLER, V4.1 PARMET PAGE 2 PARMET-1/13/83

:

•

LOC OBJ	LINE SOURCE	STATEMENT
	37 PUBLIC SETPA 38 39; ************	۶ ************************************
	42; 43;	THIS PROGRAM SETS THE INITIAL VALUES OF THE PARAMETRIC REGISTERS OF THE 7220 BUBBLE MEMORY CONTROLLER
	44; 45; INPUTS: 46; 47;	B/C REGISTER-# OF PAGES TO BE TRANSFERRED D/E REGISTER-PAGE NUMBER IN BUBBLE MEMORY
·		A REGISTERRETURNS VALUE OF 7220 STATUS REGISTER MEM 3000-3005HPARAMETRIC DATA
	51; CALLS: 52;	NONE
	54;	B,C,D,E,H,L,A ***********************************
0013 210073 0016 36FF 0018 23 0019 71 001A 23 00AB 70 001C 23 001D 3600 001F 23 0020 73 0021 23 0022 72 0023 C9	58 MV 59 IN 60 MO 61 IN 62 MO 63 IN 64 MV 65 IN 66 MO 67 IN	I H, 7300H ;BEGIN LOADING PARAMETRIC REGISTER DATA I M,OFFH ;UTILITY REGISTER X H ;NEXT LOCATION V M,C ;BLOCK LENGTH REGISTER LSB X H ;NEXT LOCATION V M,B ;BLOCK LENGTH REGISTER MSB X H ;NEXT LOCATION I M,OOH ;ENABLE REGISTER X H ;NEXT LOCATION V M,E ;ADDRESS REGISTER LSB X H ;NEXT LOCATION V M,E ;ADDRESS REGISTER MSB T

PL/M-80 COMPILER TERMIO-1/11/83

PAGE 1

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE TERMIO OBJECT MODULE PLACED IN :F1:TERMIO.OBJ COMPILER INVOKED BY: PLM80 :F1:TERMIO.PLM DEBUG

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	1 2 1 2 2 1 2 2 1 1 1 1 1 1	<pre>\$TITLE('TERMI01/11/83') TERMI0:D0; CI:PROCEDURE BYTE EXTERNAL; /*ENTRY POINT INTO SYSTEM.LIB*/ END CI; CO:PROCEDURE (CHAR) EXTERNAL; /*ENTRY POINT TO SYSTEM.LIB*/ DECLARE CHAR BYTE; END CO; ECH0:PROCEDURE (CHAR) BYTE; DECLARE BUFFER (BUFSIZE) BYTE PUBLIC; DECLARE BUFFER (BUFSIZE) BYTE PUBLIC; DECLARE INDEX BYTE PUBLIC; /*INDEX INTO BUFFER*/ DECLARE CR LITERALLY '0DH'; /*CARRIAGE RETURN*/ DECLARE LF LITERALLY '0AH'; /*LINE FEED*/ READ\$CONSOLE:PROCEDURE PUBLIC; /************************************</pre>

20 21 22 23 24 25 26	2 2 2 2 3 3 4 4 4 3	<pre>INDEX=0; BUFFER(INDEX)=CI AND 7FH; /*READ CHAR AND STRIP OFF PARITY*/ CALL ECH0(BUFFER(INDEX)); D0 WHILE BUFFER(INDEX)<>CR; IF INDEX<last(buffer) then<br="">D0; /*CONTINUE READING UNTIL A*/ INDEX=INDEX+1; /*CARRIAGE RETURN HAS BEEN*/ BUFFER(INDEX)=CI AND 7FH; /*INPUT OR BUFFER IS FULL*/ CALL ECH0(BUFFER(INDEX)); END;</last(buffer)></pre>
26 27	3 2	END; END READ\$CONSOLE;

PAGE 2

\$EJECT 28 SEND\$MESSAGE: PROCEDURE (PTR) PUBLIC; 1 DESCRIPTION: OUTPUTS A STRING OF CHARACTERS TO THE CONSOLE INPUTS: CHARACTER TO BE SENT OUTPUTS: CHARACTER TO THE CONSOLE CALLS: CO DESTROYS: NONE 29 DECLARE PTR ADDRESS, CHAR BASED PTR(1) BYTE; 2 30 2 INDEX=0; CALL CO(CHAR(INDEX)); CALL CO(CHAR(INDEX)); /*OUTPUT FIRST CHARACTER*/ DO WHILE CHAR(INDEX)<> CR; /*CONTINUE OUTPUTTING*/ 31 2 32 .2 3 /*UNTIL A CARRIAGE RETURN*/ 33 INDEX=INDEX+1; CALL CO(CHAR(INDEX)); /*IS OUTPUT*/ 34 3 35 3 END; 2 36 CALL CO(LF); END SEND\$MESSAGE; 37 2

67

\$EJECT 38 1 QUICK\$CI:PROCEDURE BYTE PUBLIC: READS A CHARACTER FROM THE CONSOLE IF THERE IS ONE DESCRIPTION: RETURNS WITH A OO IF NO CHARACTER IS READ. INPUTS: CHARACTER FROM THE CONSOLE OUTPUTS: CHARACTER READ CALLS: NONE DESTROYS: A 39 2 DECLARE X BYTE; 40 2 DECLARE READY LITERALLY '02H': 2 41 DECLARE CNINPT LITERALLY 'OECH'; 42 2 DECALRE CNSTATPT LITERALLY 'OEDH'; 2 43 IF (INPUT (CNSTATPT) AND READY) <> READY THEN 44 2 X=0; ELSE 45 2 X=INPUT (CNINPT) AND 7FH; 46 2 RETURN X;

47 2 END QUICK\$CI;

48 1 END TERMIO;

MODULE INFORMATION:

CODE AREA SIZE=00BCH188DVARIABLE AREA SIZE=0104H260DMAXIMUM STACK SIZE=0002H2D96 LINES READ0PROGRAM ERRORS

END OF PL/M~80 COMPILATION

ISIS-II PL/M-80 V4.0 COMPILATION OF MODULE TSTMOD OBJECT MODULE PLACED IN :F1:TDTMOD.OBJ COMPILER INVOKED BY: PLM80 :F1:TSTMOD.PLM DEBUG \$TITLE('TSTMOD--1/5/83') 1 TSTMOD:DO: CO:PROCEDURE (CHAR) EXTERNAL; 2 /*MONITOR*/ 1 3 DECLARE CHAR BYTE; 2 4 2 END CO: 5 1 CROUT: PROCEDURE EXTERNAL; /*MONITOR*/ 6 2 END CROUT: SEND\$MESSAGE: PROCEDURE (PTR) EXTERNAL; /*TERMIO*/ 7 1 8 2 DECLARE PTR ADDRESS; 9 2 END SEND\$MESSAGE: DECLARE CMD\$NUMBER BYTE EXTERNAL; /*BMCOM*/ 10 1 11 1 DECLARE C BYTE PUBLIC; \$INCLUDE(:F1:MSGMOD.LIT) = \$NOLIST 30 TEST: PROCEDURE PUBLIC; DESCRIPTION: SENDS A MESSAGE TO THE SCREEN TO INDICATE WHICH COMMAND IS EXECUTING INPUTS: NONE OUTPUTS: MESSAGE TO CRT CALLS: SEND\$MESSAGE,CO,CROUT DESTROYS: NONE 31 2 D0: 32 C=CMD\$NUMBER+30H; 3 33 3 CALL SEND\$MESSAGE(.MS12); 34 3 CALL CO(C); 35 3 CALL CROUT: 36 3 END; 2 END TEST; 37 1 END TSTMOD; 38 MODULE INFORMATION: CODE AREA SIZE = 02C1H705D VARIABLE AREA SIZE = 0001H 1D MAXIMUM STACK SIZE = 0002H 2D

END OF PL/M-80 COMPILATION

88 LINES READ 0 PROGRAM ERRORS

				· · · · · · · · · · · · · · · · · · ·					
1. Report No. NASA TM-85832	2. Government Access	ion No.	3. Recip	pient's Catalog No.					
4. Title and Subtitle	5. Report Date								
	e .	1 1	1984						
Investigation of Fast Ini Bubble Memory Systems	acecraft	• 6. Perfo	• 6. Performing Organization Code						
Bubble Henory Systems		506-1	58-13-03						
7. Author(s) Karen T. Looney		8. Perfo	rming Organization Report No.						
Charles D. Nicho									
Paul J. Hayes		10. Work	Unit No.						
9. Performing Organization Name and Addr			•						
Langley Research Center		11. Cont	11. Contract or Grant No.						
Hampton, VA 23665									
			13. Type of Report and Period Covered						
12. Sponsoring Agency Name and Address	•								
National Aeronautics and Space Administration Washington, DC 20546				nical Memorandum					
			14. Spon	soring Agency Code					
15. Supplementary Notes									
16. Abstract	······································	<u> </u>							
Bubble domain technology									
functionality for spacecr									
memory systems organizations, minimization of power in high capacity bubble memory systems necessitates the activation of only the desired portions of the memory. In power strobing arbitrary memory segments, a capability of fast turn-on is required. Bubble device architectures, which provide redundant loop coding in the bubble devices, limit the initialization speed. Alternate initialization techniques have been investigated to overcome this design limitation. An initialization technique									
					using a small amount of external storage has been demonstrated. This technique				
					provides several orders of magnitude improvement over the normal initialization time.				
				:					
·				· ·					
			-						
17. Key Words (Suggested by Author(s))		18. Distribut	ion Statement						
Bubble memory, Spacecraft memory system,									
Fast initialization		Uncla	Unclassified - Unlimited						
		Subject Category 33							
					19. Security Classif. (of this report)	20. Security Classif. (of this page)		21. No. of Pages	22. Price
		r - 3-1	70	A04					
Unclassified	Unclassified								

٦

.....

\$

For sale by the National Technical Information Service, Springfield, Virginia 22161