

Annual Report

Grant No. NAG-1-349

DIGITAL CONTROL SYSTEM FOR SPACE STRUCTURE DAMPERS

Submitted to:

National Aeronautics and Space Administration Langley Research Center Hampton, Virginia 23665

Attention: Dr. Garnett C. Horner SDD, MS 230

Submitted by:

J. K. Haviland Professor

Department of Mechanical and Aerospace Engineering SCHOOL OF ENGINEERING AND APPLIED SCIENCE UNIVERSITY OF VIRGINIA CHARLOTTESVILLE, VIRGINIA 22901

(NASA-CR-181253)DIGITAL CONTECL SYSTEM FORN87-27704SFACE STRUCTUBE DAMPERS Annual Report(Virginia Univ.)96 p Avail: NTIS HCA02/MF A01CSCL 22BUnclasG3/180093175

Report No. UVA/528224/MAE86/105 September 1985

Copy No.____

ABSTRACT

This is the final report of a two-year study of digital control systems for space structural dampers, or more specifically, for proof-mass dampers or actuators. Previously, a proof-mass actuator had been developed, of which twelve had been delivered to NASA, and analog and digital control systems had been developed in prototype form. Under the first year of the present study, a Z80 controller was developed, slaved to a TRS80 microcomputer. During the final year, which is covered in this report, a digital controller was developed using an SDK-51 System Design Kit, which incorporates an 8031 microcontroller. As part of this study, the necessary interfaces were installed in the wire-wrap area of the SDK-51 and a pulse-width modulator was developed to drive the coil of the actuator. Also, control equations were developed, using floating- point arithmetic. The design of the digital control system is emphasized in this report, and it is shown that, provided certain rules are followed, an adequate design can be achieved. It is recommended that the so-called w-plane design method be used, and that the time elapsed before output of the up-dated coil-force signal be kept as small as possible. However, the cycle time for the controller should be watched carefully, because very small values for this time can lead to digital noise.

ACKNOWLEDGEMENT

The gift by the INTEL Corporation of an SDK-51 System Design Kit is gratefully acknowledged. Without this gift, much of the work reported here could not have been attempted.

TABLE OF CONTENTS

INTRODUCTION		
Discussion Equipment Work on the 8051 Series	Page Page Page	1 1 4
SDK-51 DEVELOPMENT BOARD	Page	4
Description Comparison of 8051 with Z80 Advantages of 8051 Series Advantages of Z80	Page Page Page Page	4 7 7 8
DERIVATION OF CONTROL EQUATIONS	Page	9
Floating Point Subroutines Digital Program by Rectangular Rule Difference Equations for P1-D Implementation of Program Plots of Real Damping and Response Amplitude Timing	Page Page Page Page Page Page	9 12 19 20 22 22
Digital Program by w-Plane Analysis Design in the w-Plane Derivation of the Difference Equations	Page Page Page	33 37 40
System with Minimum Delay Numerical Accuracy Minimum Delay Difference Equations for Minimum Delay Case Plots of Real Damping	Page Page Page Page Page	42 42 44 46 47
SUMMARY	Page	52
Controller Design Digital Control Equations Floating-Point Calculations Pulse Width Modulation Word Length Future Development	Page Page Page Page Page Page	52 52 53 53 53 54
CONCLUSIONS AND RECOMMENDATIONS	Page	55
REFERENCES	Page	56
APPENDIX A - EXPERIMENTAL PROGRAM FOR SDK-51 BOARD	Page	58
APPENDIX B - SCHEMATICS	Page	81

1

i

LIST OF FIGURES

-

Figure	1.	Proof-Mass Actuator Section	Page	2
Figure	2.	Proof-Mass Actuator with Proximeter	Page	3
Figure	3.	Proof-Mass Actuator. Digital Logic	Page	5
Figure	4.	Proof-Mass Actuator Controls: Analog	Page	14
Figure	5.	Bode Plots of Synthetic Spring: Analog	Page	18
Figure	6.	Real Damping, etc: Low Synthetic Stiffness	Page	23
Figure	7.	Norm. of Response, etc: Low Synthetic Stiffness	Page	24
Figure	8.	Real Damping, etc: Low Accelerometer Gain	Page	25
Figure	9.	Norm. of Response, etc: Low Accelerometer Gain	Page	26
Figure	10.	Real Damping, etc: Default Values	Page	27
Figure	11.	Norm. of Response, etc: Default Values	Page	28
Figure	12.	Real Damping, etc: High Accelerometer Gain	Page	29
Figure	13.	Norm. of Response, etc: High Accelerometer Gain	Page	30
Figure	14.	Real Damping, etc: High Synthetic Stiffness	Page	31
Figure	15.	Norm. of Response, etc: High Synthetic Stiffness	Page	32
Figure	16.	Digital Filter with Analog Plant. Effect of Delay	Page	34
Figure	17.	Proof-Mass Actuator Controls: Digital	Page	36
Figure	18.	Bode Plot of Synthetic Damper: Digital	Page	38
Figure	19.	Bode Plots of Synthetic Spring: Digital	Page	39
Figure	20.	Digital Filter with Analog Plant: Immediate	Page	45
Figure	21.	Real Damping, etc: $(c=10Ns/m, mT_0=0)$	Page	48
Figure	22.	Real Damping, etc: (c=10Ns/m, mT ₀ =4096 musecs	Page	49
Figure	23.	Real Damping, etc: (c=80Ns/m, mT ₀ =0)	Page	50
Figure	24.	Real Damping, etc: (c=80Ns/m, mT ₀ =4096 musecs)	Page	51
Figure	B1.	Sheet 1: Drivers	Page	82
Figure	B2.	Sheet 2: A/D Converter	Page	83
Figure	B3.	Sheet 3: A/D Trigger and Clock	Page	84
Figure	B4.	Sheet 4: Channel Select	Page	85
Figure	B5.	Sheet 5: Analog Input Port (Typical)	Page	86
Figure	B6.	Sheet 6: PWM Board	Page	88
-			-	

DEFINITIONS

```
a<sub>0</sub>, a<sub>1</sub> = Coefficients of polynomial
a_{r}, A_{r} = Structural acceleration
b, = Coefficient of polynomial
c = Design damping (Ns/m)
D(s), etc. = Transfer function
F = Coil force
g = Acceleration of gravity (9.81 m/s<sup>2</sup>)
G = Analog gain
G* = Digital gain
H(s), etc. = Transfer function
H_{a}(s), etc. = Complex damping
I_n = Integer form of n
k = Integer time-interval variable
k_{\Lambda}, etc. = Digital gain terms
k<sub>max</sub> = Maximum synthetic stiffness
k = Synthetic stiffness (N/m)
K = Analog gains used in calibration of system
m = Integer time-count for data output
M = Proof-mass (kg)
n = Integer cycle-time count for calculation cycle
R_{c}(s) = Response amplitude ratio
s = Laplace variable
t = Time variable
T = Calculation cycle time
T_0 = Basic time interval (256 microseconds)
u,U = control state or output variable
w = Transform variable
x,X = Input variable
z = Transform variable
Z{} = z-transform equivalent of a Laplace transform
\phi_{\rm M} = Phase margin
\gamma = Lag to lead frequency ratio
\zeta = Accelerometer gain parameter
\nu = w-Plane frequency
\omega = s-Plane frequency
Subscripts:
A = Accelerometer
B = Component of damping equation
c = Relating to damping
C = Coil
```

- D = Relative proof-mass motion
- L = LVDT
- P = Proximeter
- s = Relating to stiffness V = Component of synthetic stiffness equation

INTRODUCTION

Discussion: This report covers the second year of a study of space structure damping under NASA Grant No. NAG-1-349, following MAE-NASA-2548-83 (1). Earlier, a general study of Proposal No. possible damper configurations had been reported under NASA Grant Following that work, purchase order No. No. NAG-1-137-1 (2). L46164B had been received from NASA for the design and construction of twelve proof-mass actuators, also referred to as space structure dampers. A sectioned assembly drawing for this design shown as Figure 1. During these last two years, Mr. Michael is Mallette, a doctoral candidate, has worked on the development of control laws under a NASA student fellowship. His dissertation is imminent. Under the present two-year grant, earlier reports (3,4)have covered design of the proof-mass actuator, and development of analog and Z80 controllers. The work reported here covers development of an 8051 series controller exclusively.

Equipment: The work on the 8051 series controllers was aided considerably by the donation of an SDK-51 System Design Kit from the INTEL Corporation. Also, two of the twelve NASA owned proofmass actuators were obtained on loan, and were modified to take Bentley-Nevada Model 190 proximeter probes. This required two new cases, and tapered sleeves on the proof-masses, so that their position could be determined by proximeters. One of these actuators has been used by Mr. Mallette, this is shown in Figure 2 with an accelerometer which is also on loan from NASA. The other was used in the present study. It has a Sunstrand Model QA-900 accelerometer, a Bentley-Nevada 3106-2800-190 amplifier, and a



PROOF-MASS ACTUATOR SECTICN Figure 1.



OF POOR GUA



home-made pulse-width modulator (PWM) attached. A control system was built in the wire-wrap area of the SDK-51 board, as described later.

Work on the 8051 series: Work on the 8051 series controllers, which is literally an 8031, which has no internal program memory, was limited mainly to development of the system described above, and to the requisite SDK-51 programs, including two versions of the P1-D control realization first discussed in Reference 4. Behavior of the system was largely checked by simple observation, relying on Mr. Mallette's experience for further insight into its behavior. The following report covers a description of the controller hardware which was developed, and of the control program, together with computer predictions of the real damping frequency, and of the relative amplitude of motion of the vs. The long general purpose SDK-51 proof-mass within its case. program which was used is listed in Appendix A.

SDK-51 DEVELOPMENT BOARD

Description

An SDK-51 Development Board was obtained as a gift from the INTEL Corporation. Although it is designed for teaching the 8051 language, a wire-wrap area is provided for user experiments. This area was used to configure a controller for the proof-mass damper. Components in this area include four analog input ports (two populated), an A/D converter, and pulse-width modulated (PWM) outputs. An overall schematic of this system is shown in Figure 3,



and logic diagrams are given in Appendix B.

As presently configured, 12 pins on two ports of the 8031 are used. These are all eight pins of port 1, and pins 3.3,4, and 5 of port 3. In addition, pin 3.0 has been programmed temporarily to indicated completion of digital calculations as an oscilloscope signal, but this could easily be discontinued. Pins 1.0,1,2, and 3 are connected to a transceiver, and can be used for output, otherwise, port 1 is used to read the A/D. Pin assignments are as follows:

Port 1	(Input)	Read A/D
Pin 1.0	(Output)	Input channel selection
Pin 1.1	19	11 11 11
Pin 1.2	17	Trigger A/D
Pin 1.3	**	Enable A/D
Pin 3.0	(Output)	Temporary oscilloscope signal.
Pin 3.3	"	Sets transceiver to output when high.
Pin 3.4	tt	Sets L.H. end of coil to high voltage.
Pin 3.4	tt	Sets R.H. end of coil to high voltage.

Four analog inputs were originally designed, but two will not be populated (LVDT and signal generator) until requirements for a slaved 8031 have been determined. The two which have been populated are #0, proximeter, and #1, accelerometer. The four inputs are selected by the outputs of Pins 1.0, and 1, through half of a 74LS139 decoder, and an LF13332 analog switch, with a TL087 high speed operational amplifier to improve output impedance. The selected signal is converted directly to 2's complement eight-bit form using a DAC0800 D/A and a DM2502 successive approximation register, with a LM361 high speed comparator to compare the two signals. Timing comes from the 12MHz crystal on the SDK-51 board, divided by powers of two in a 74LS163, as selected by jumpers. Signals are synchronized by a dual D-flip-flop, in a one-and-one-only configuration. A 75451 driver is used for the PWM output; the actual PWM function is carried out on a separate board attached to the proof-mass damper. This board consists of two pairs of Darlington transistors (NTE261 and NTE262), one pair is attached to each end of the coil, their bases are driven by 2N3904 transistors, which are themselves driven by 4N28 optotransistors fromthe PWM signals. With this electrical arrangement, about +1 to -1 Amperes can be produced in the 8.5 Ohm coil. However, an important feature of this arrangement is that there is no coil current when both PWM signals are equal. Thus the coil does not heat up when the proof-mass damper is quiescent.

Comparison of 8051 with Z80:

The work reported here, in conjunction with the work reported for the previous year in Reference 4, affords an opportunity to compare the 8051 with the Z80, in the following ways:

Advantages of 8051 Series:

Multiplication: Only available on the 8051 series.

<u>Division</u>: Only available on the 8051 series, but of dubious value because it only produces the integer part of the quotient.

<u>On-Board Timer</u>: There are two onboard timers on the 8051 series, both with interrupts, whereas the same functions have to be provided by hardware with the Z80 (the 8052 series has an additional timer).

<u>Interrupt</u> <u>Priority</u>: There are two levels of interrupt priority, with a total of five interrupts (two timer, two general, and one serial). Again, this arrangement must be provided by hardware for the Z80.

<u>Internal RAM</u>: Internal RAM is provided on the 8051 series, with one page of byte addresses, plus another page of bit addresses covering part of the same field. One half page is devoted in each case to special function registers. This provides computing power unique to the 8051 series.

<u>Internal UART</u>: An internal UART on the 8051 series makes master-slave arrangements relatively simple. A third timer can be used to provide the needed Baud rate, or very high speed serial data exchange can be obtained using the clocktimer. In the master-slave arrangement, several slaves can be addressed individually.

Advantages of Z80:

<u>16-Bit Arithmetic</u>: Many operations can be carried out with 16 bits, compared to only 8 bits on the 8051 series.

BUSREQ: This feature of the Z80 permits a single slave arrangement in which the memory space of the slave is relatively easy to address. This proved to be a great advantage in the development of the Z80 system.

<u>Vectored Interrupts</u>: The Z80 can receive address vectors for interrupts, which simplifies the selection of different programs when running as a slave.

<u>IN/OUT</u>: The separate mapping of in/out memory space was an advantage, because these instructions could be decoded, and could be used to trigger operations such as read A/D. The same functions are obtained on the 8051 series by SETB and CLR instructions to the port pins.

<u>The Z80 is Used in Small Computers</u>: The fact that the Z80 is a well-known and popular computer chip was to its advantage in last year's work because it was relatively simple to use the Radio Shack Model 1 computer as a development system. A comparable system for the 8051 series, although considerably better, costs about ten times as much.

DERIVATION OF DIGITAL CONTROL EQUATIONS

Floating Point Subroutines

Since the INTEL 8051 series controller can only execute eight bit arithmetic, unlike the Z80 which can handle many sixteen bit operations, an early decision was made to use a sixteen (16) bit floating point format, with a signed seven bit mantissa and exponent, as follows:

Bit # 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sign of mantissa sign of exponent mantissa

exponent

Thus +1 becomes .40X01, and -1 becomes .80X00, where X stands for exponent, and the decimal point means that the mantissa is fractional. We cannot use E for the exponent, as with decimals, because it is a hexadecimal digit.

The following subroutines are available:

ADD	NEGATE			
SUBTRACT	MOVE IN MEMORY			
MULTIPLY	FIXED TO FLOATING- FROM MEM.			
STORE ABOVE RESULTS	FIXED TO FLOATING- FROM ACCUM			
IN MEMORY	FLOATING TO FIXED			

These subroutines are identified in the listing supplied in the Appendix. Results of all operations except FLOATING TO FIXED are normalized by shifting ones into positive numbers and zeros into negative numbers, thus:

. 00X00	becomes	.7FXF9
. 3FX00	Ħ	.7FXFF
.FFX00	11	.80XF9
. coxoo		.80XFF

Sometimes, the application of an operation and its inverse, such as ADD and SUBTRACT, or NEGATE NEGATE, results in a change in the last bit. Also, if exponent overflow occurs, it is replaced by X7F or X80, as appropriate, but the mantissa is meaningless. Further, the difference of two equal numbers leaves a zero mantissa, which is then normalized as a positive number. Thus the final result has a mantissa of .7F, while the exponent is reduced by 7.

The program in Appendix A includes a floating point calculator simulation program, similar to the reverse Polish system on the Hewlett-Packard calculators. The program includes all of the subroutines listed, with the exception of FIXED TO FLOATING, which is covered by the NORMALIZE operation. In addition, numbers can be entered into the display on the SDK 51 board, and the command ENTER can then enter them into a three tier stack, while READ can bring them back into the display. Operations on two numbers involve the SDK 51 display and the first number on the stack, the result is displayed, and the stack is moved down by one. The calculator program was written to permit development of the floating point subroutines, and to make it easier to calculate parameters to be used in experimental programs. It includes provisions for inserting floating-point parameters into data memory for use in the control programs.

Often it is necessary to find the floating point equivalent of a decimal number for insertion into the controller program. The following procedure was found to be useful:

Page 12

while MH and EH are hexadecimal equivalents to 2 places.

Example: Convert 0.0287 (a) $.0287 = 117 \times 2^{-12}$ $= .75H \times 2^{-12+7} = .75H \times 2^{FBH}$ (b) (c) = .75 XFB(d) = 75H, FBHTo find the decimal equivalent, this process is reversed: (a) Express in form MH x $2^{\text{EH}-7}$ (b) Convert to form M x 2^{E-7} (c) Evaluate Example: Convert .75XFB (a) .75XFB = 75H x 2^{FBH-7} = 75H x 2^{F4H} = $(7 \times 16 + 5) \times 2^{-12} = 117 \times 2^{-12}$ (b) = 117/4096 = 0.0286(c)

Digital Program by Rectangular Rule

The program shown in Appendix A is based on the rectangular rule of integration, but such refinements as zero-order-hold and computational delay have been omitted. The program corresponds very closely to the P1-D program of Reference 1, except that the 16-bit arithmetic of the Z80 has been replaced by the floating point arithmetic described in the preceding paragraph, and the divide by powers-of-two operations have been replaced by full multiplications.

The system to be investigated is shown in block diagram form in Figure 4. Some changes in notation have been made relative to Reference 4, mainly the replacement of number subscripts to avoid confusion with state-space notation, and a redefinition of H_A .

From Figure 4:

$$F(s) = H_{\Delta}(s)A_{F}(s) - H_{P}(s)X_{D}(s)$$

while, from the dynamics of the proof mass

$$F(s) = MA_F(s) + Ms^2X_D(s)$$

The signal generator input, x_S , has not been included in these equations. We can now develop two functions which are of considerable importance in the evaluation of damper performance:

$$\begin{split} H_{C}(s) &= sF(s)/A_{F}(s) \\ &= s\{(H_{A}(s) + H_{P}(s)/s^{2})/(1 + H_{P}(s)/Ms^{2})\} \\ R_{C}(s) &= s^{2}X_{D}(s)/A_{F}(s) \\ &= -(1 - H_{A}(s)/M)/(1 + H_{P}(s)/Ms^{2}) \end{split}$$

where H_C is the complex damping, whose real part must be positive at any frequency at which energy is to be absorbed, and R_C is the ratio of the proof-mass amplitude to that of the structure. For example, if its norm is 2, then the proof mass will just hit the





Page 14

stops of a one inch stroke damper when the structural doubleamplitude reaches a half inch.

It has been found that satisfactory values for $Re{H_C}$ and $Norm{H_C}$ can be obtained if the following rules are followed:

(1) There is a positive input to the A/D (this may mean a negative voltage, because most A/D's invert) when there is an acceleration directed from the structure to the damper, i.e., a positive acceleration.

(2) There is a positive input to the A/D when the proof-mass is against the structure, i.e., a negative displacement.

(3) A +/- 1g accelerometer range exactly covers the full input range to the A/D. (referred to as +/- 1 here, rather than to a range of voltages).

(4) The full range of proof-mass travel exactly covers the full input range to the A/D.

(5) The force exerted on the proof mass, when the accelerometer is attached, exactly balances its weight component.

(6) The synthetic spring stiffness, k_s , is a fraction of the maximum available value, k_{max} , chosen to give suitable centering behavior.

(7) At high frequency, H_A should approach the real value, c, of the required design damping.

(8) At high frequency, H_p should approach zero.

(9) The open loop gain, H_p/Ms^2 , of the synthetic spring circuit should have an adequate phase margin.

Rules 1 and 2 ensure the correct polarity, and permit a simple evaluation of the damper using the DEMO modes described in the Appendix. When this polarity is correct, the damper exhibits simple spring behavior or a tendency to remain centered when the damper assembly is tilted, according to which DEMO program is selected.

Rules 3 and 4 permit calibration of the system by one of the following methods:

(a) Direct monitoring of the A/D inputs with a voltmeter.

(b) Use of the DISPLAY subroutine described in the Appendix which displays the input in 2's complement hexadecimal form on the SDK-51 board.

(c) Use of the appropriate DEMO program together with monitoring of the output to the coil.

Applying these rules, we have:

$$K_A = 1/1g = 1/9.8 = 0.1020 \text{ s}^2/\text{m}$$

 $K_P = (40 \text{ ins/m})/(1/2 \text{ inch amplitude}) = 80 \text{ m}^{-1}$

Rules 3 and 7 are satisfied if H_A has the form:

$$H_A(s) = 2M\zeta/(1+s/\omega_A)$$

with

$$\zeta = c/2M\omega_{A}$$

while rule 5 is satisfied when $\zeta = 1/2$.

Rules 4,6 and 8 are satisfied if $H_p(s)$ has the form:

$$H_{p}(s) = k_{s} (1+s/\omega_{V})/(1+s/\omega_{p})$$

so that the open-loop transfer function is:

$$H_{P}(s)/Ms^{2} = (\omega_{N}^{2}/s^{2})(1+s/\omega)_{V})/(1+s/\omega)_{P}$$

where:

$$\omega_{\rm N}^2 = {\rm k_s}/{\rm M}$$

and:

$$k_{s} < k_{max} = K_{P}K_{C}$$

From several measurements on the present damper design, when the current is adjusted to range from -1 to +1 Amps. over the full range of digital input:

$$K_{C} = 1.92 N$$

thus:

$$k_{max} = K_P K_C$$

= (80 m⁻¹)(1.93 N) = 155 N/m

Rule 9 is satisfied if suitable values are picked for the two break frequencies in $H_P(s)$. Using the Bode plot of Figure 5, and designing for a phase margin of ϕ_M :

$$\gamma = \omega_{\rm P}/\omega_{\rm V}$$
$$= 1/(\tan(45 - \phi_{\rm M}/2))^2$$

where, from the geometry of the figure 5:

$$\omega_{\rm V} = \omega_{\rm N}^{1/4}$$



FIGURE 5. BODE PLOTS OF SYNTHETIC SPRING: ANALOG

$$\omega_{\rm C} = \omega_{\rm N} \gamma^{1/4}$$
$$\omega_{\rm P} = \omega_{\rm N} \gamma^{3/4}$$

<u>Difference Equations for P1-D</u>: From Figure 4, the difference equations must provide the two filters:

$$H_{A}(s)/K_{A}K_{C} = (2\zeta M/K_{A}K_{C})/(1+s/\omega_{A})$$
$$= G_{A}/(s+\omega_{A})$$
$$H_{P}(s)/K_{P}K_{C} = (k_{s}/k_{max})(1+s/\omega_{V})/(1+s/\omega_{P})$$
$$= (sG_{V}+G_{P}/(s+\omega_{P}))$$

The digital equations for the realizations of these filters are derived using the rectangular rule as follows:

$$\begin{aligned} \mathbf{x}_{P}(\mathbf{k}) &= \mathbf{x}_{P}(\mathbf{k}) \text{ or } \mathbf{x}_{L}(\mathbf{k}) \\ u_{P}(\mathbf{k}) &= (1 - \omega_{P}T) u_{P}(\mathbf{k} - 1) - G_{P}T\mathbf{x}_{P}(\mathbf{k}) \\ &- G_{V}\{\mathbf{x}_{P}(\mathbf{k}) - \mathbf{x}_{P}(\mathbf{k} - 1)\} \\ u_{A}(\mathbf{k}) &= (1 - \omega_{A}T) u_{A}(\mathbf{k} - 1) + G_{A}T\mathbf{x}_{A}(\mathbf{k}) \\ u(\mathbf{k}) &= u_{P}(\mathbf{k}) + u_{A}(\mathbf{k}) + \mathbf{x}_{S}(\mathbf{k}) \end{aligned}$$

It may be noted that the second and third equations could be written as the two equations:

$$u_{V}(k) = u_{V}(k-1) - \omega_{P}Tu_{P}(k-1) - G_{P}Tx_{P}(k)$$
$$u_{P}(k) = u_{V}(k) - G_{V}x_{P}(k)$$

where u_V is essentially a state variable. Note that these

equations include the input x_S from the signal generator, and the alternative position signal x_L from the LVDT.

<u>Implementation</u> of <u>Program</u>: Appendix A describes a program with two modes of input. They are:

Program P: This program has default parameters, as shown below in parenthesis. New parameters can be entered, and the program can be restarted as Program Q. Values for these parameters are determined as follows:

T = Time interval, musecs.

= 256n

(= .43XF9 = 4096 musecs)

 ω_A = Accelerometer break frequency, rads/sec.

 $= c/2\zeta M$

(= .48X06 = 36 rads/sec.)

 $\omega_{\rm P}$ = Proximeter (or LVDT) break frequency, rads/sec. = $\gamma^{3/4} \omega_{\rm N}$

(= .5EX07 = 94.4 rads/sec)

 $G_A = Accelerometer gain.$

 $= c/K_A K_C$

$$(= .66X06 = 50.8)$$

$$G_{P} = Proximeter gain.$$

$$= k_{s} \omega_{P} / k_{max}$$

$$= \gamma^{3/4} M \omega_{N}^{3} / K_{P} K_{C}$$

$$(= .5EX05 = 23.6)$$

$$G_{V} = Proximeter feedforward gain.$$

$$= G_{P} / \omega_{V}$$

 $= \gamma^{1/4} G_P / \omega_N$

n

(= .40X03 = 4.0)

The above equations assume that the design damping, c Ns/m, and the required synthetic spring frequency, $\omega_{\rm N}$ rads/sec., are known. Also, n must be chosen so that the program has time to complete a cycle of calculations. As for the default parameters, values for K_A , K_P , and K_C are assumed as discussed earlier, the proof mass M is 0.278 kg., ζ is 1/2, and γ is 16, corresponding to a phase margin , $\phi_{\rm M}$, of 62 degrees. Default values for n, c, and $\omega_{\rm N}$ are the same as for Program T discussed below.

Program T: In this program, default values are included for the following parameters, and the remainder are calculated from them. They can be entered, and the program can be restarted as Program U:

= Integer value for n in floating-point format.

$$(= .40X05 = 16)$$

$$(= .50X04 = 10 \text{ Ns/m})$$

 $\omega_{\rm N}$ = Synthetic spring natural frequency, rads/sec.

= SQRT{
$$k_N$$
}, where k_=design stiffness, N/m.

$$(= .5EX04 = 11.8 \text{ rads/sec, i.e., } k_{s} = 38.7 \text{ N/m})$$

Plots of Real Damping and Response Amplitude: Plots of the real damping, $Re{H_C}$, and the amplitude of the response ratio, Norm{ R_{C} }, are supplied as Figures 6 to 15 for five values of the design damping, c, three values of the design stiffness, k, and three values of ζ . Note that the real damping goes negative at low frequencies when $\zeta > 1/2$. Otherwise, the damping is positive over the range of frequencies shown, and is asymptotic to the design damping, c. Although the design stiffness, k_s , was varied over a 16:1 range, it had relatively little effect on the damping Previous investigations, using much lower values for the curves. phase margin, have shown resonance peaks in both curves. Unfortunately, due to the choice of program for the Z80, adequate phase margins could not be used, however, the problem of resonance peaks has been solved since the introduction of floating-point arithmetic.

<u>Timing</u>: The P and T programs described in the Appendix use the #0 and #1 timer interrupt modes available on the 8051 series. The #0









_ .



. _____

Figure 10. REAL DAMPING FOR PROOF-MASS ACTUATOR WITH ANALOG CONTROLLER: DEFAULT VALUES



Figure 11. NORM OF RESPONSE RATIO FOR PROOF-MASS ACTUATOR WITH ANALOG CONTROLLER: DAFAULT VALUES

1.80



Page 29








interrupt is encountered every 256 musecs, and is used to reset the pulse-width-modulator (PWM), while the #1 interrupt is used to set the pulse width of the PWM. The counter n is used to set the value for T, which is equal to 256n musecs. Typically, n has been 16, resulting in a value for T of 4096 musecs. Lower values, such as 3072 musecs, have been used, but, according to Reference 5, an excessively small value for T can cause problems with round-off noise, even if the digital calculations are completed in time. Both the P and T programs update their output at the end of their cycle, so that there is a full-cycle time-delay of T.

Digital Program by w-Plane Analysis

The control equations described in the preceding paragraphs, and contained in the program described in Appendix A, do not allow for a zero-order-hold, or for the time delay T which is inherent in the method of calculation. Typically, an analog plant driven by a digital filter can be represented by Figure 16a, if there is no time delay, and by Figure 16b if there is a time delay, following methods described in the literature, such as for example, in References 5 or 6. The zero-order hold has a z-transform equal to (z-1)/z, thus the open loop transfer functions are:

for no delay:

$$U(z)/X(z) = H(z)((z-1)/z)Z\{G(s)/s\}$$

and for a delay of T:

$$U(z)/X(z) = H(z)((z-1)/z^2)Z\{G(s)/s\}$$





where Z represents the z-transform equivalent of a Laplace transform. A block diagram of the damper, corresponding to Figure 4, but incorporating the concepts shown in Figure 16, is shown in Figure 17. The input is represented as an acceleration a_F , so that the z-transform derived below represents $F(z)/A_F(z)$, which can be readily converted to the form H_C . First, two equations are derived from Figure 16:

$$F(z) = \{H_{A}(z)A_{F}(z) - H_{P}(z)X_{D}(z)\}/z$$
$$X_{D}(z) = \{F(z)/M - A_{F}(z)\}((z-1)/z)Z\{1/s^{3}\}$$

so that the overall transfer-function can be written as:

$$F(z)/A_{F}(z) = \{D_{A}(z) + MD_{P}(z)\}/\{1 + D_{P}(z)\}$$

Note that:

$$Z\{1/s^3\} = T^2 z(z+1)/2(z-1)^3$$

then:

$$D_{A}(z) = H_{A}(z)/z$$

$$D_{P}(z) = H_{P}(z)((z-1)/z^{2})Z\{1/Ms^{3}\}$$

$$= H_{P}(z)(T^{2}/2M)(z+1)/z(z-1)^{2}$$

The w-transform maps the z-plane into a space which more nearly resembles the s-plane. In fact, as s moves along the imaginary axis from zero to the Nyquist frequency, as represented by $s=j\omega$, w moves along the real axis from zero to infinity, as represented by $w=j\nu$. The substitution for z is:



. .



Page 36

1

$$z = \{1 + wT/2\}/\{1 - wT/2\}$$

while ν is given by:

$$\nu = (2/T) \tan\{\omega T/2\}$$

the inverse being given by:

$$\omega = (2/T) \arctan\{\nu T/2\}$$

so that the D(w) transfer functions become:

$$D_{A}(w) = H_{A}(w) \{1 - wT/2\} / \{1 + wT/2\}$$
$$D_{P}(w) = H_{P}(w) \{1 - wT/2\}^{2} / Mw^{2} \{1 + wT/2\}$$

<u>Design in the w-Plane</u>: The rules for designing in the w-plane are almost identical to those for designing in the s-plane. The familiar Bode plots can be made, the only difficulty being that the w-transfer functions are often not of minimum phase form. This means that the phase cannot be inferred from the Bode plot alone, but this is not a problem of any significance. The Bode plots for $D_A(w)$ and $D_P(w)$ are shown in Figures 18 and 19. In the following discussion, T=4096 musecs, so that the Nyquist frequency is π/T = 767 rads/sec in the s plane. Proceeding with the design in the w-plane, using almost identical methods to those used in the s-plane, but taking ξ =1/2, we find that:

$$H_{A}(w) = M/\{1+w/\nu_{A}\}$$
$$H_{P}(w) = k_{s}\{1+w/\nu_{V}\}/\{1+w/\nu_{P}\}$$

Using the previous default values of n (=16), c (=10 Ns/m),



BODE PLOT OF SYNTHETIC DAMPER: DIGITAL



BODE PLOTS OF SYNTHETIC SPRING: DIGITAL

and $k_{\rm S}$ (=38.7 N/m), and taking γ =16, we find values for $\nu_{\rm A}$, $\nu_{\rm P}$, and $\nu_{\rm V}$ which are numerically equal to the corresponding ω values found for the analog design case. Thus the actual ω values have decreased according to the transformation law given above.

The apparent -1 break at $\nu=2/T=488.3$ rads/sec in the Bode plot of $D_p(w)$ is misleading, because it is a multiple phase break and introduces additional phase lags of 90 degrees in the case of D_A and 135 degrees in the case of D_p . For D_A to have the high frequency performance characteristic of a damper, it should lag 90 degrees. However, calculations show that the lag is 180 degrees, so that real damping is zero, at $\nu=525$ rads/sec, corresponding to a true frequency of 401 rads/sec. Again, although the value for the gain at the design crossing frequency ν_C (= 23.6 rads/sec.) of the open-loop transfer function D_p is calculated to be 0.9996, the phase margin is found to be 8.4 degrees less than the design value of 62 degrees, because of the triple phase break at T/2

<u>Derivation of the Difference Equations</u>: To transform back to the z-plane, we apply the transformation:

$$w = (2/T)(z-1)/(z+1)$$

From Figure 16, the difference equations must provide two filters which, on transformation to the z-plane, become:

$$H_{A}(z)/K_{A}K_{C} = G_{A}^{*}(z+1)/(z-k_{A})$$
$$H_{P}(z)/K_{P}K_{C} = G_{P}^{*}(z-k_{V})/(z-k_{P})$$

Values for the new terms are as follows, with numerical

default values in parenthesis:

$$G_{A}^{*} = (cT/2K_{A}K_{C})/(1+\nu_{A}T/2)$$

$$(= 0.194/2)$$

$$k_{A} = (1-\nu_{A}T/2)/(1+\nu_{A}T/2)$$

$$(= 0.863)$$

$$G_{P}^{*} = (k\nu_{P}/k_{max}\nu_{V})(1+\nu_{V}T/2)/(1+\nu_{P}T/2)$$

$$(= 3.39)$$

$$k_{V} = (1-\nu_{V}T/2)/(1+\nu_{V}T/2)$$

$$(= 0.976)$$

$$k_{P} = (1-\nu_{P}T/2)/(1+\nu_{P}T/2)$$

$$(= 0.676)$$

The difference equations derived from the above are:

$$u_{P}(k) = k_{P}u_{P}(k-1) - G^{*}_{P}(1-k_{V})\{x_{P}(k)+x_{P}(k-1)\}/2$$
$$- G^{*}_{P}(1+k_{V})\{x_{P}(k)-x_{P}(k-1)\}/2$$
$$u_{A}(k) = k_{A}u_{A}(k-1) + G^{*}_{A}\{x_{A}(k)+x_{A}(k-1)\}$$

These can be compared with the equations obtained by the rectangular rule from the analog design;

$$u_{P}(k) = (1-\omega_{P}T)u_{P}(k-1) - G_{P}Tx_{P}(k)$$

-G_V{x_P(k)-x_p(k-1)}

$$u_A(k) = (1-\omega_A T)u_A(k-1) + G_A Tx_A(k)$$

It will be noted that the w-plane design method directly implies use of the trapezoidal rule. It is easier to compare the two approaches if the default values are substituted for the coefficients. For the w-plane design, we get:

$$u_{p}(k) = 0.676u_{p}(k-1) - 0.0814\{x_{p}(k)+x_{p}(k-1)\}/2$$
$$- 3.35\{x_{p}(k)-x_{p}(k-1)\}$$
$$u_{A}(k) = 0.863u_{A}(k-1) + 0.194\{x_{A}(k)+x_{A}(k-1)\}/2$$

which can be compared with the results of the rectangular rule design:

$$u_{p}(k) = 0.613u_{p}(k-1) - 0.0967x_{p}(k) - 4.0\{x_{p}(k) - x_{p}(k-1)\}$$
$$u_{A}(k) = 0.853u_{A}(k-1) + 0.208x_{A}(k)$$

The worst difference between the coefficients used in the two sets of equations is about 20 percent, so that, evidently, there is no serious loss of performance with the rectangular rule. The difference equations for the w-plane design can be put into more useable form, and the damping can be calculated readily from its w-transform. However, we shall look into another point first.

System with Minimum Delay

<u>Numerical</u> <u>Accuracy</u>: Consider first, that only the accelerometer circuit is active. Then a +1 input, representing 9.8 m/s² if the channel is calibrated, should result in a force on the proof-mass of Mg = 2.72 N, or an output from the computer of Mg/K_C = 1.42, which is out of the range of the system. As a check on numerical accuracy, let $u_A(k-1)$ equal 1.42, and let $x_A(k)$ equal 1.0, then:

$$u_{A}(k) = (0.863)(1.42) + (0.194)$$

= 1.42
= $u_{A}(k-1)$

However, the output is quantized to only 256 values, so that the maximum input of +1 is equivalent to (0.194)(256) = 49quantized values. In other words, there are only 49 possible values for the coil force in the static case, and one third of them are out of range. Looking at the synthetic spring from the same approach, an input of -1, representing the proof mass against the structure, should result in an output of 0.25, representing one quarter of k_{max} . Taking $u_V(k-1)$ equal to 0.25, and $x_p(k)$ equal to -1, we get:

$$u_{p}(k) = (0.676)(0.25) - (.0814)(-1)$$

= 0.25
= $u_{p}(k-1)$

In this case, however, the input is equivalent to (0.0814)(256) = 20 values, so that the restoring force is limited to 20 quantized values. It is somewhat surprising that the synthetic spring appears to be smooth to the touch, however, it might prove impossible to obtain a very small spring value, equal to a few percent of k_{max} . This quantization effect would be reduced if T were increased, but the phase margin might also be reduced at the same time.

<u>Minimum Delay</u>: Figure 20 shows an analog plant driven by a digital filter in which the time delay is kept to a minimum by timing the output to occur immediately after the calculations are completed. The basic period T_0 is assumed to be 256 musecs, but calculations are repeated every T (= nT_0) musecs, while output occurs at mT_0 , with m<n. We now have the open-loop transfer function:

$$U(z^{n})/X(z^{n}) = H(z^{n})((z^{n-1})/z^{n+m})Z_{n} \{G(s)/s\}$$

The delay and zero-order hold blocks of Figure 17 can be modified accordingly, so that the overall transfer function becomes:

$$F(z^{n})/A_{F}(z^{n}) = \{D_{A}(z^{n}) + MD_{P}(z^{n})\}/\{1+D_{P}(z^{n})\}$$

where:

$$D_{A}(z^{n}) = H_{A}/z^{m}$$

$$D_{P}(z^{n}) = H_{P}(z^{n}) ((z^{n}-1)/z^{n+m}) Z_{n} \{1/Ms^{3}\}$$

$$= H_{P}(z^{n}) (T^{2}/2M) (z^{n}+1)/z^{m} (z^{n}-1)^{2}$$

The w-transform is now:

$$z^{n} = (1+wT/2)/(1-wT/2)$$

with its inverse:

$$w = (2/T)(z^{n}-1)/(z^{n}+1)$$

also:

$$\omega = (2/T) \arctan(\nu T/2)$$



•

FIGURE 20. DIGITAL FILTER WITH ANALOG PLANT: IMMEDIATE OUTPUT

and:

$$\nu = (2/T) \tan(\omega T/2)$$

The D(w) transfer functions now become:

$$D_{A}(w) = H_{A}(w) \left(\left\{ 1 - wT/2 \right\} / \left\{ 1 + wT/2 \right\} \right)^{m/n}$$
$$D_{P}(w) = H_{P}(w) \left\{ 1 - wT/2 \right\}^{(1+m/n)} / Mw^{2} \left\{ 1 + wT/2 \right\}^{m/n}$$

Thus, apart from a change in output timing, and possible redesign for improved phase margin, the difference equations are essentially unchanged when the output is speeded up. However, there should be an improvement in the real damping as m/n is decreased, which would partially offset the effect of increasing n to obtain longer cycle times.

<u>Difference</u> Equations for <u>Minimum Delay Case</u>: Assuming that the $H_A(w)$ and $H_P(w)$ filters are essentially the same as before, we find that on applying the inverse w-transform we have $H_A(z^n)$ and $H_P(z^n)$. However, in obtaining the difference equations from these, we obtain expressions for $u_V(nkT_0)=u_V(kT)$, etc., so that the final equations are the same as before. The form in which the equations were left is not the most convenient, but note that the first order transfer function:

$$u(z)/x(z) = a_0(1+z^{-1}a_1)/(1+z^{-1}b_1)$$

can either be written as:

$$u(k) = -b_1 u(k-1) + a_0 x(k) + a_0 a_1 x(k-1)$$

or as the pair of equations:

$$u_{1}(k) = -b_{1}u_{1}(k-1) - (a_{0}/b_{1})x(k)$$
$$u(k) = (a_{1}-b_{1})u_{1}(k) + (a_{0}a_{1}/b_{1})x(k)$$

where the additional variable, u₁ is essentially a state variable. Using this representation, the complete set of equations can be written as:

$$\begin{aligned} x_{p}(k) &= x_{p}(k) \text{ or } x_{L}(k) \\ u_{V}(k) &= k_{p}u_{V}(k-1) - (G^{*}_{p}/k_{p})x_{p}(k) \\ u_{p}(k) &= (k_{p}-k_{V})u_{V}(k) - (G^{*}_{p}k_{V}/k_{p})x_{p}(k) \\ u_{B}(k) &= k_{A}u_{B}(k-1) + (G^{*}_{A}/k_{A})x_{A}(k) \\ u_{A}(k) &= (1+k_{A})u_{B}(k) - (G^{*}_{A}/k_{A})x_{A}(k) \\ u(k) &= u_{p}(k) + u_{A}(k) + x_{S}(k) \end{aligned}$$

where u_V , u_B are the corresponding state variables.

Plots of Real Damping: The real damping can be calculated as:

$$H_{c} = REAL \{j\omega F(z)/A_{F}(z)\}$$

This is shown in Figures 21 to 24 for four cases each. One represents the analog approximation obtained by taking T=0 and is identical to the results shown in Figure 9 for the same parameters, while the remaining three cases are for T=4096, 8192, and 16,384 microseconds. The other parameters which are varied are the output time delay, which is 0 and 4096 microseconds, (m=0,16), and the design damping, which is 10 and 80 Ns/m. The cases where T and the time delay are both 4096 microseconds



FIGURE 22







corresponds to the P- and T-programs listed in Appendix A.

As might be expected, better agreement with the analog approximation is shown when the time delay is 0. Otherwise, agreement is best when T is a minimum. However, at low frequencies, the higher values for T show increased damping, presumably because of greater phase lags. It must be emphasized that two of the timing cases, where the time delay is zero or equal to T, have accurate solutions. The remaining cases introduce additional approximations of uncertain validity.

SUMMARY

<u>Controller</u> <u>Design</u>: The third in a series of controllers for the UVA Proof-Mass Actuator has been designed, built in prototype form, and demonstrated. The present design uses an INTEL 8031 microcontroller mounted in an SDK-51 System Design Kit. Previously, an analog controller had been breadboarded, and a Z80 controller had been developed as a slave to a TRS80 computer. References 7 and 8 are essential for working with the SDK-51, and Reference 9 is of great help.

<u>Digital Control Equations</u>: A procedure for developing digital control equations has been developed, which meets specific requirements:

- * A given design damping value.
- * Insensitivity to steady acceleration, including gravity.
- * A given design centering stiffness.

* A specified phase margin.

Equations based on rectangular integration have been demonstrated. Improved equations, based on w-transform theory, have been developed, which show small changes from the demonstrated values. Finally, real damping vs. frequency has been calculated for both sets of equations, and results of these calculations have been presented in this report.

<u>Floating-Point</u> <u>Calculations</u>: The demonstrated equations used floating-point subroutines which were developed for the 8051 series microcontrollers.

<u>Pulse</u> <u>Width Modulation</u>: A pulse-width modulator (PWM) was developed for the proof-mass actuator. This draws no current and therefore develops no heat when the actuator is in a quiescent state.

<u>Word Length</u>: It is recognized that four factors determine the accuracy of the control program, they are:

* Possible loss of accuracy due to limited word length in input and output.

* Possible loss of significance due to overflow or underflow during internal calculations.

* Digital noise due to inadequate word length.

* Long computational time due to arithmetic complexity.

Experience with the Z80 and the current 8051 series control programs gave no indications of problems due to input or output word length. For example, when programmed as a pure spring, the proof-mass appears to behave smoothly, without any apparent 'stair-step' feel when operated manually. However, with the 16bit Z80 system, there were definite indications of internal number overflow. Possibly, these could have been corrected by shifting to the middle 8 bits for input and output. However, the 8051 series is not well adapted to 16-bit arithmetic, and this is why the floating-point approach was tried. Several other schemes could have been used, overall, one might consider any of the following:

- * Signed 7-bit arithmetic (8-bit total).
- * Signed 15-bit arithmetic (16-bit total).
- * Signed 15-bit arithmetic with shift (16-bit total).
- * Signed 7-bit mantissa and exponent (16-bit total).
- * Signed 11-bit mantissa and signed 3-bit exponent (16-bit total).
- * Signed 15-bit mantissa and signed 7-bit exponent (24-bit total).

Since the 8031 chip was used, requiring two ports dedicated to memory access, the SDK-51 system was limited to an 8-bit A/D. Also, but for different reasons, the PWM was limited to 8 effective bits. Since no advantage was seen in going to more bits in either case, the extra hardware which would have been required did not have to be used.

<u>Future</u> <u>Development</u>: This report concludes work under the NASA grant, so that any future work will be carried out on internal funds. However, the development of a slave-master system is of particular interest, because it will make it possible to change the gains on individual controllers, as might be required in operation. Presently available development systems make this a difficult task, because only a single 8051 can be simulated at any one time. Specifically, the proposed development would include the following:

* Installing a slave 8031 in the wire-wrap area of the SDK-51.

* Installing 2K of RAM so that it can be programmed from the SDK-51, but can be used to run programs on the slave.

* Provision for installation of a 2K EPROM in the RAM slot.

* Provision for programming the EPROM in place.

* Interconnection of the serial lines on the two 8031's.

 \ast Use of the four high address bits on the slave 8031 to control A/D and other board functions.

This system would be used to develop slave controller programs on EPROM which would be used in building separate controller boards. The EPROM programming capability would also be used to develop additional library programs for the SDK-51.

CONCLUSIONS AND RECOMMENDATIONS

* The 8051 series microcontrollers are capable of controlling the proof-mass actuator.

* Eight-bit input and output appears adequate, however, with the availability of the additional ports on the 8751, A/D's and D/A's with more bits pose no problem and would require little extra time.

* Although the floating-point arithemetic gave good results, other arithmetic schemes might require less computing time. The question requires more investigation than was given in the present work.

* The parallel realization design procedure described in this report worked well and appears to be adequate.

* The recommended design procedure requires a fair amount of calculation, especially if the phase margin is to be optimal. For best results, it might be advisable to write a computer program to determine parameters for the difference equations.

REFERENCES

1. Haviland, J.K., "Digital Control System for Space Structure Dampers," University of Virginia, Department of Mechanical and Aerospace Engineering, Proposal No. MAE-NASA-2548-83 to the NASA Langley Research Center, January 1983.

2. Pilkey, W.D., and Haviland, J.K., "Large Space Structure Damping Design," University of Virginia, Department of Mechanical and Aerospace Engineering, Report No. UVA/528201/MAE83/101. February 1983.

3. Haviland, J.K., "Digital Control System for Space Structural Dampers," University of Virginia, Department of Mechanical and Aerospace Engineering, Semi-Annual Report No. UVA/528224/MAE84/101, January 1984.

4. Haviland, J.K., "Digital Control System for Space Structural

Dampers," University of Virginia, Department of Mechanical and Aerospace Engineering, Report No. UVA/528224/MAE85/102, July 1984.

5. Katz, P, "Digital Control Using Microprocessors," Prentice/Hall, 1981.

6. Kuo, B.C., "Digital Control Systems," Holt, Rinehart and Winston, Inc, 1980.

7. "Microcontroller Handbook," INTEL Corporation, Order No. 210918-002, Intel Literature Department, 3065 Bowers Ave., Santa Clara, CA 95051, 1984.

SDK-51 MCS-51 System Design Kit User's Guide," Order No.
 121588-002, Intel Literature Department, 3065, Bowers Ave., Santa
 Clara, CA 95051, 1981.

9. Boyet, H, and Katz, R., "The 8051: Programming, Interfacing Applications," Microprocessor Training Publications Inc., New York.

APPENDIX A

EXPERIMENTAL PROGRAM FOR SDK-51 BOARD

This program was written to assist in the overall development of the wire-wrapped controller added to INTEL'S SDK-51 development board. It is loaded from a cassette tape, titled ABC9, and responds to the keyboard command 'GO FROM O', by executing a program called DEMO1. While executing this or any other program, it continuously polls the keyboard, and responds to any inputs with ASCII values of 20H to 5FH by a subroutine call to the appropriate location in a table. If it encounters RET, it simply returns to the current program, but, if it encounters JMP addr., it jumps to a new program. The following is a list of keyboard entries which cause jumps to new programs, the number in parenthesis is the address of the program:

> <u>C=COIL (0568H)</u>: The program waits for two hex characters in 2's complement form, which is output to the coil. Used to measure coil force output.

> <u>D=DISPLAY (01A8H)</u>: Displays four hex bytes, in 2's complement form, indicating readings of the four analog input ports. Used for calibration of analog inputs.

> <u>E=ENTER</u> (0454H): Enters floating-point contents of 06,07 into first stack location, moves two stack contents up, and loses contents of third stack location. F=FIX (04E0H): Fixed-point equivalent of floating-point

number in 06,07 is stored in 06 (and displayed).

<u>N=NEGATE (0448H)</u>: Floating-point contents of 06,07 are negated and replaced in 06,07 (and displayed).

<u>P=P1-D Program (0300H)</u>: The P-Program, as described in the test, is run.

<u>Q=continue</u> <u>P1-D</u> <u>Program (0308H)</u>: The P-Program is restarted with current parameters (i.e., default values are not read).

<u>R=READ (0470H)</u>: First floating-point number on stack is read into 06,07 (and displayed). Remainder of stack is moved down, and third stack location is left unchanged.

<u>T=T version of P1-D Program (0330H)</u>: The T-Program, as described in the text, is run.

<u>U=continue</u> <u>T</u> version (0338H): The T-Program is restarted with current parameters (i.e., default values are not read).

<u>X=EXPONENT</u> (0424H): The program waits for two hex characters, representing the exponent, and enters them into 07 (and displays them). This must follow the mantissa entry, which writes over the current exponent.

<u>Z=NORMALIZE (043CH)</u>: The floating-point contents of 06,07 are normalized and replaced in 06,07 (and displayed).

Space Bar, Shift 0,1 (04D0H0: Parameters are entered

from floating point numbers in O6,07, to be followed by U to restart T-Program, according to following table: Space Bar n Shift 1 c Shift 2 ω_N

Shift 2 to Shift 9 (04DOH): Parameters are entered from floating- point numbers in 06,07, to be followed by Q to restart P-Program, according to the following table:

Shift 3 \dots I_n Shift 4 \dots T Shift 5 \dots ω_A Shift 6 \dots ω_P Shift 7 \dots G_A Shift 8 \dots G_P Shift 9 \dots G_V

<u>'*'=MULTIPLY (0490H)</u>: Floating -point contents of first stack position are multiplied by contents of 06,07, and replaced in 06,07 (and displayed). Stack contents are moved down, so that both multiplier and multiplicand are lost.

<u>'+'=ADD (04A0H)</u>: Floating-point contents of 06,07 are added to contents of first stack position, and replaced in 06,07 (and displayed). Stack contents are moved down, so that both addends are lost.

<u>'-'=SUBTRACT (04B0H)</u>: Floating-point contents of 06,07 are subtracted from contents of first stack position, and replaced in 06,07 (and displayed). Stack contents are moved down, so that subtactor and subtrahend are lost.

<u>'.'=MANTISSA (0418H)</u>: The program waits for two hex characters, and enters them in both 06 and 07. The contents of 06 will represent the mantissa, but the exponent should follow to be placed in 07.

<u>O to 3 (O186H)</u>: DEMOO to DEMO3 are run, according to the following table:

O DEMOO places Channel #O input at output.

- 1 DEMO1 places Channel #1 input at output.
- 2 DEMO2 places Channel #2 input at output.
- 3 DEMO3 places Channel #3 input at output.

From the point-of-view of proof-mass controller development, the most important items are the two versions of the P1-D controller, referred to as as the P- and T- Programs. These use floating-point subroutines, and make use of the timer interrupt feature of the 8031. A key to internal data memory and a listing of program ABC9 follows.

Page 62

Key to Internal Data Memory

Address	Function
00,01	RO and R1 pointers
02	R2 is used for display
03	R3 cycle counter
04	R4 exponent
05	R5 shift counter
06,07	R6, R7 floating point results
20	Bit 00 = sign
	Bit $01 = flag$
22	Channel counter
23	Display counter
24	Key input
25	n = # cycles
26	Present output, 2's complement hex
27	Output during next calculation cycle
2A,2B	n (default value)
2C,2D	c (default value)
2E , 2F	$\omega_{ m N}$ (default value)
30,31	Calculator stack #1
32,33	Calculator stack #2
34,35	Calculator stack #3
36	I_n (default value)
38,39	T (default value)
3A, 3B	ω_{A} (default value)
3C,3D	$\omega_{\rm P}$ (default value)
3E, 3F	G _A (default value)

40,41	₿ G _P	(default	value)
-------	---------------------	----------	--------

 G_V (default value) 42,43

44,45 ω_A^T

46,47 $\omega_{\rm P}^{\rm T}$

G_AT 48,49

 G_P^T 4A, 4B

50,51 $-\mathbf{x}_{P}$

52,53 ×A

 $-\mathbf{x}_{\mathrm{L}}$ 54,55

56, 57

- $\mathbf{x}_{\mathbf{S}}$
- 58,59 ^uv

^uA

- 5A, 5BчP
- 5C,5D

APPENDIX A PROGRAM ABC9

0000=AJMF 0180 0002=N0P 0003=LJMP E003 0006=NOP 0007=NOP 0008=N0P 0009=NDP 000A=N0P 000B=CLR 8E 000D=CPL B5 000F=CLR 01 0011=ACAL 0027 0013=RETI 0014=NOP 0015=NDP 0015=NOP 0017=NOP 0018=NOP 0019=NDF 001A=NDP 001B=CLR 8E 001D=CPL B5 001F=RETI 0020=NDP 0021=NDP 0022=NOP 0023=NDP 0024=NOP 0025=NOP 0026=RETI 0027=PUSH D0 0029=FUSH E0 002B=MOV A,26 002D=SETB C 002E=RLC A 002F=JC 0032 0031=CPL A 0032=HOV 8C+A 0034=MOV 85,C 0036=CPL C 0037=MOV B4,C 0039=SETB 8E 003B=DJNZ R3,0047 003D=MOV R3,25 003F=MOV A,27 0041=MOV 26,A 0043=SETB 01 0045=SETB B0 0047=FOF E0 0049=POP D0 004B=RET

RESET - Jump to DEMO 9

INTERRUPT I - Required for SDK-51

÷

TIMER O INTERRUPT Turn TIMER I off Invert R.H. Voltage on Coil Clear Flag Call Subroutine Return from Interrupt

TIMER I INTERRUPT Turn Timer I off Invert R.H. Voltage on coil Return from Interrupt

TIMER O SUBROUTINE Save PSW Save A Output to A Set Carry Rotate output left Skip next instruction if negative Complement output Set TIMER I RH Voltage high if output negative Invert sign L.H. voltage low if output negative Start TIMER | Skip 5 instructions if R3 not zero Reset Update output Set flag Set Oscilloscope Signal Retrieve A Retrieve RSW Return

Page	6	5
------	---	---

•

	SUBROUTINE to READ A/D
0054=MOV C,10 0056=MOV 90,C 0058=MOV C,11 005A=MOV 91,C 005C=SETB 93 005E=CLR 92 0060=SETB 92 0060=SETB 92 0063=NOP 0063=NOP 0064=MOV 90,#FF 0067=CLR B3 0067=CLR B3 0069=MOV A,90 006B=CLR 93 006D=SETB B3 006F=MOV R4,#00 0071=RET	Low digit to pin 1.0 Next digit to pin 1.1 Enable A/D Trigger A/D Wait Wait Set Port 3 to read Set Transceiver to read Read A/D into A Disable A/D Set transceiver to write Set exponent to zero
007B=MOV 88, ‡00 007E=MOV 89, ‡23 0081=MOV 97, ‡00 0084=MOV 98, ‡00 0087=MOV A8, ‡EB 008A=MOV B8, ‡08 008D=RET	SUBROUTINE FOR INITIAL SETUP Set TCON = 0 Set TMOD. TIMER 0 = Mode 3, TIMER 1 = Mode 2 Set PCON = 0 Set SCON = 0 Set IE. Enable both timer interrupts Set IP. Timer 1 has priority Return
0094=CLR C 0095=LCAL E00C 0098=JNC 00A3 009A=LCAL E009 009D=ANL A,‡7F 009F=MDV 24,A 00A1=ACAL 00AD 00A3=RET	SUBROUTINE TO POLL REYBOARD Clear carry Look for keyboard entry Jump to return on no entry Read ASC II input Set bit #7 to zero Save key input CALL INTERPRET Return
00AD=ANL A, #70 00AF=CJNE A, #20,00B4 00B2=SJMF 00C1 00B4=CJNE A, #30,00B9 00B7=SJMP 00C1 00B9=CJNE A, #40,00BE 00BC=SJMF 00C1 00BE=CJNE A, #50,00CC 00C1=MOV A, 24 00C3=NDP 00C4=ANL A, #3F 00C6=RL A 00C7=MOV DPTR, #0100 00CA=ACAL 00CD 00CC=RET 00CD=CLR BC 00CF=CLR B4 00D1=CLR B5 00D3=JMP @A+DFTR	SUBROUTINE TO INTERPRET KEYSTROKES Remove 4 low bits Test for 20H to 2FH Jump if successful Test for 30H to 3FH Jump if successful Test for 40H to 4FH Jump if successful Test for 50H to 5FH Get original entry NOP Skip two high bits Multiply by 2 Set DATA POINTER to start of table Make it a subroutine call Return from subroutine Stop TIMER 0 L.H. voltage to zero R.H. voltage to zero Jump to table

00DA=LCAL EOOF 00DD=MDV R2,#2E 00DF=LCAL EOO6 00E2=MDV R2,06 00E4=LCAL EO15 00E7=MDV R2,#58 00E9=LCAL EO06 00EC=MDV R2,07 00EE=LCAL EO15 00F1=MDV R2,#20 00F3=LCAL EO06 00F6=MDV R2,24 00F8=LCAL EO06 00F8=LCAL EO06 00FB=ACAL 0094 00FD=SJMP 00FB

SUBROUTINE TO DISPLAY & WAIT Clear display Output period Output mantissa Output Cap. X Output exponent Output space Output keystroke Look for new keystroke

•

÷

;
•

÷

		TAE	BLE = KEYSTROKES 40H to 57H
0100=RET	1		
0101=RET			
0102=RET			
0103=RET			
0104=RET			
0105=RET			
0106=AJMP	0568	C =	Coil Force ' :
0108=AJMP	01A8	D =	Display four analog inputs
010A=AJMP	0454	E =	Enter onto stack
010C=AJMP	04E0	F =	Fixed Decimal
010E=RET			
010F=RET			
0110=RET			
0111=RET			
0112=RET			
0113=RET	•		
0114=RET			
0115=RET			
0116=RET			
0117=RET			
0118=RET			
0119=RET			
011A=RET			
011B=RET			
011C=AJMF	0448	N =	Negate
011E=RET			
011F=RET		_	
0120=AJMF	0300	P =	PI-D Program
0122=AJMP	0308	QE	Continue P
0124=AJMP	04/0	R =	Read stack
0126=KET			
0127=KE1	0770	-	
0128=AJMF	0330	1 =	Alternate PI-D Program
012A=AJMF	0330	U ≃	Continue T
012C=RET			
0120=RE1			
012E=REI			
012F=RET			

•

0130=AJMP	0424
0132=RET	
0134=AJMP	0430
0136=RET	0.00
0137=RET	
0138=RET	
0134=RET	
013B=RET	
013C=RET	
013D=RET	
013E=RET	
0140=NDP	
0141=NOP	
0142=NOP	
0143=NOP	0450
0146=NOP	0400
0147=NOP	
0148=NOP	
0149=NOP	
014A=NUP 014B=NOP	
014C=NOP	
0140=NOP	
014E=NOP	
014F=NUP	
0151=NOP	
0152=AJMP	04110
0154=AJMF	0490
0156=AJMP	04A0
0159=RFT	
015A=AJMP	0480
015C=AJMP	0418
015E=RET	
015F=RE1	0194
0162=AJMP	0186
0164=AJMF	0186
0165=AJMF	0186
0168=RET	
-	

X = ExponentZ = Normalize : ۶ • Shift 0 to 2 Shift 3 to 9 '*' = Multiply '+' = Add'-' = Subtract '.' = Mantisser DEMO I . Proximeter test DEMO 2 . Accelerometer test DEMO 3 . LVDT test DEMO 4 . Signal generator test

TABLE: KEYSTROKES 58H to 5FH; 20H to 3FH

017F=RET

ŧ

0180=LCAL E00C
0183=MOV 24;#30
0186=MOV 81,#60
0189=MOV 25;#01
018C=ACAL 007B
018E=SETB 8C
0190=CLR 01
0192=MOV A+24
0194=MOV 22,A
0196=ACAL 0054
0198=MOV 27,A
019A=CLR BO
019C=ACAL 0094
019E=JB 01,0190
0141=SJMP 019E

01A8=MOV 81, #60 01AB=NOP 01AC=NOP 01AD=NOP 01AE=ACAL 0078 01B0=MOV A8, #E1 01B3=MOV B8, #00 01B6=SETB 8C 01B8=ACAL 01C0 01BA=ACAL 0094 01BC=SJMF 01B8

01C0=JNB 8D,01E1 01C3=CLR 8D 01C5=INC 23 01C7=MOV A,23 01C9=JNZ 01E1 01CB=LCAL EOOF 01CE=MOV R0,#22 0110=MOV @R0, #00 01D2=ACAL 0054 0104=MOV R2,A 0105=LCAL E015 01D8=MOV R2,#2C 01DA=LCAL E006 01DD=INC @RO 01DE=CJNE @R0,#04,01D2 01E1=RET

DEMO 0-3 PROGRAMS Read keyboard Set input channel to #0 Stack pointer = 60Counter input = 0CALL INITIAL SETUP Start TIMER 0 Clear flag Keystroke (0 to 3) into Channel # Call READ A/D A/D input to 27 Clear oscilloscope signal CALL POLL KEYBOARD Jump if flag high Wait for interrupt

DISPLAY 4 INPUTS Stack pointer = 60 CALL INITIAL SETUP

Reset IE - Disable interrupts Reset IP - Cancel interrupt priorities Start TIMER O CALL INPUT subroutine CALL POLL KEYBOARD Continue

SUBROUTINE FOR INPUT Return if TIMER O flag low Clear TIMER 0 overflow flag Increment display counter Return on nonzero display counter Clear display Set channel #0 to zero CALL READ A/D Display reading Output comma Increment channel # Continue if channel # not 5 Return

01F0=JNB D2,01F7 01F3=RRC A 01F4=CJNE R4,#7F,01F8 01F7=RET 01F8=INC R4 01F9=RET

0204=CPL A 0205=ADD A;#01 0207=ACAL 01F0 0209=RET

0210=JB E7,0219 0213=JB E6,0221 0216=SETB C 0217=SJMP 021D 0219=JNB E6,0221 021C=CLR C 021D=RLC A 021E=CJNE R4,#80,0222 0221=RET 0222=DEC R4 0223=SJMP 0210

0228=INC R5 0229=DJNZ R5,022C 022B=RET 022C=MOV C,E7 022E=RRC A 022F=SJMP 0229

0234=MOV R6;A 0235=MOV R7,04 0237=RET

SUBROUTINE TO CORRECT MANTISSA OVERFLOW

Return on no OVERFLOW Rotate right Jump if exponent not maximum Return increment exponent Return

SUBROUTINE TO NEGATE A, 04 Complement A Add Unity Correct overflow Return :

SUBROUTINE TO NORMALIZE MANTISSA Jump if negative Return if normalized Set carry if positive to enter 1's Return if normalized Clear carry if negative to enter 0's Rotate left through carry Jump if exponent not minimum Return . Decrement exponent Continue

SUBROUTINE TO SHIFT MANTISSA TO RIGHT

Increment shift counter Decrement shift counter, jump if nonzero Return Set carry = sign bit Rotate, right Continue

SUBROUTINE MOVE A, Q4 TO 06, 07 A to 06 04 to 07 Return

0240=INC R0 0241=INC R1 0242=MOV A, @RO 0243=CLR C 0244=SUBB A; @R1 0245=CPL C 0246=JNB 112,024A 0249=RRC A 024A=JB E7,0258 0240=MOV R5,A 024E=MOV 04,0R0 0250=DEC R1 0251=MOV A,@R1 0252=ACAL 0228 0254=DEC R0 0255=ADD A,@RO 0256=SJMF 0263 0258=CPL A 0259=INC A 025A=MOV R5,A 025B=MOV 04,@R1 025D=DEC R0 025E=MOV A, ORO 025F=ACAL 0228 0261=DEC R1 0262=ADD A,@R1 0263=ACAL 01F0 0265=ACAL 0210 0267=ACAL 0234 0269=RET

÷

026C=MOV A,@R1 026D=INC R1 026E=MOV 04,@R1 0270=DEC R1 0271=ACAL 0204 0273=ACAL 0210 0275=MOV @R1,A 0276=INC R1 0277=MOV @R1,04 0279=DEC R1 027A=RET

027C=ACAL 026C 027E=ACAL 0240 0280=CJNE R1,#03,0285 0283=SJMP 0287 0285=ACAL 026C 0287=RET

SUBROUTINE $@RO + @R1 \rightarrow 06.07$ Increment RO to exponent address Increment RI to exponent address Exponent = #0Clear carry Subtract exponent #0 Complement carry Skip next instruction if no overflow Rotate right Skip eight instructions if negative Set exponent difference in shift counter Store exponent #0 in 04 Decrement RI to Mantissa address Mantissa #1 to A CALL SHIFT MANTISSA Decrement R0 to Mantissa address Add Mantissa #0 Jump to exit Complement to get exponent difference Add | to get 2's complement Set exponent difference in shift counter Store exponent #1 in 04 Decrement RO to Mantissa address Mantissa #0 to A CALL SHIFT MANTISSA Decrement RI to Mantissa address Add Mantissa #1 (Exit) CALL CORRECT MANTISSA CALL NORMALIZE MANTISSA CALL MOVE A, 04 to 06, 07 :Return

SUBROUTINE NEGATE @ RI Mantissa #1 to A Increment RI to exponent address Exponent #1 to 04 Decrement RI to Mantissa address CALL NEGATE A, 04 CALL NORMALIZE MANTISSA Store Mantissa Increment RI to exponent address Store exponent Restore RI Return

SUBROUTINE @ R0 - @RI \rightarrow 06, 07 CALL NEGATE @ RI CALL @ R0 + @R1 \rightarrow 06, 07 Skip next instruction if R0 not 06 Jump to return CALL NEGATE @ RI Return

Page 71

02100=CLR	A
02D1=MOV	047A
02D3=MOV	A,@RO
021)4=ACAL	_ 0210 (
02D6=MOV	@R1,A
02D7=INC	R1
0208=MOV	@R1,04
02DA=DEC	R1
02DB=RET	

SUBROUTINE FLOAT @RO to @R1 Clear A Zero to 04 Mantissa #0 to A CALL NORMALIZE MANTISSA (ENTRY)* A to Mantissa #1 Increment R1 to exponent 04 to exponent #1 Restore R1 Return: *ENTRY FOR FLOAT A, 04 to @R1

02DC=INC R0 02DD=MOV A, @RO 02DE=DEC RO 02DF=JB E7,02EB 02E2=JZ 02ED 02E4=MOV A, ORO 02E5=ANL A+#80 02E7=ACAL 0210 02E9=SJMP 02F1 02EB=CPL A 02EC=INC A O2ED=MOV R5,A O2EE=MOV A, @RO 02EF=ACAL 0228 02F1=MOV @R1,A 02F2=RET

SUBROUTINE FIX @RO to @R1 Increment R0 to exponent Exponent #0 to A Decrement RO to Mantissa Skip 5 instructions if negative Skip 6 instructions if zero Mantissa #0 to A Keep sign of Mantissa CALL NORMALIZE MANTISSA Jump to exit Complement negative exponent 2's complement Set shift counter Mantissa #0 to A CALL SHIFT MANTISSA (Exit) A to Mantissa #1 Return

02F4=MOV @R1,06 02F6=INC R1 02F7=MOV @R1,07 02F9=DEC R1 02FA=RET

SUBROUTINE STORE '06, 07 in @R1

06 to Mantissa #1 Increment R1 to exponent 07 to exponent #1 Restore R1 Return 0300=MOV 81,#60 0303=MOV IPTR, #04F0 0306=ACAL 0356 0308=ACAL 0362 030A=ACAL 0380 030C=ACAL 03A0 030E=ACAL 0318 0310=MOV R0, \$56 0312=MOV R1, #5A 0314=ACAL 0240 0316=MOV R0,#06 0318=MOV R1,#5C 031A=ACAL 0240 031C=MOV R0, #06 031E=MOV R1,#27 0320=ACAL 02DC 0322=CLR B0 0324=ACAL 0094 0326=JB 01,030A 0329=SJMP 0326

. -

0330=MDV 81,#60 0333=MDV DPTR,#05F8 0336=ACAL 0340 0338=ACAL 0500 033A=AJMP 0308

0340=ACAL 007B 0342=MOV R1,#2A 0344=MOVX A,@DPT 0345=MOV @R1,A 0346=INC DPTR 0347=INC R1 0348=CJNE R1,#30,0344 034B=RET

0356=ACAL 007B 0358=MOV R1,#36 035A=MOVX A,@DFT 035B=MOV @R1,A 035C=INC DFTR 035D=INC R1 035E=CJNE R1,#44,035A 0361=RET P-PROGRAM Set stack pointer to 60 Set data pointer to TABLE 1 CALL READ P PARAMETERS CALL MULTIPLY BY T CALL READ INPUTS CALL CALCULATE Up CALL CALCULATE Ua SET RO to Xs SET R1 to Up CALL @RO + @R1 to 06, 07 SET RO to O6 SET R1 to Ua CALL @ RO + @R1 to 06, 07 SET R0 to 06 SET R1 to OUTPUT CALL FIX @RO to @R1 CLEAR oscilloscope signal CALL POLL KEYBOARD LOOP if flag high Wait for interrupt

T-PROGRAM

Set stack pointer to 60 Set data pointer to TABLE 2 CALL READ T PARAMETERS CALL CALCULATE PARAMETERS Jump to P-Program

SUBROUTINE READ T PARAMETERS

CALL INITIAL SETUP Set R1 to n TABLE 2 to A Store A Increment data pointer Increment R1 LOOP until R1 = 30 Return

SUBROUTINE READ P PARAMETERS CALL INITIAL SETUP Set R1 to In TABLE 1 to A Store A Increment data pointer Increment R1 LOOP until R1 = 44 Return

Page 74

	SUBROUTINE SHIFT @ RO → @R1
0288=MUV A. PRO	Mantissa #0 to A
0289=MOU 001.4	A to Mantissa #1
	Increment RO to exponent address
	Increment No to exponent address
0200-100 KI	
ASCHOV AJERU	Exponent #0 to A
V28D=MUV URIYA	A to exponent #1
	Restore RO
OZBF=DEC RI	Restore R1
0290=RE1	Return
•	SUBROUTINE @RO $*$ @R1 \rightarrow 06, 07
0294=CLR 100	Clear sign flag / :
0296=INC R0	Increment RO to exponent address
0297=INC R1	Increment R1 to exponent address
0298=MOV A,@RO	Exponent #0 to A
0299=ADD A,CR1	Add exponent #1
029A=JNB .D2,02A5	Skip 4 instructions if no overflow
029D=JNC 02A3	Skip 2 instructions if positive
029F=MOV A, #80	Set exponent to 80H
02A1=5.JMP 02A5	Skip next instruction
02A3=MOV A,#7F	Set exponent to 7FH
0245=MOV R4+A	Exponent to 04
	Decrement RO to Mantissa address
02A7=DFC R1	Decrement R1 to Mantissa address
0748=MOU A.PRO	Mantissa #0 to A
$0249 = 108 F7 \cdot 0280$	Skin two instructions if positive.
02AC=CPL 00	Complement sign bit
02AF=ACAL 0204	CALL NEGATE A. 04
02B0=NDP	NOP
02B1=MOV F0,A	Mantissa #0 to B
0283=MOV A, @R1	Mantissa #1 to A
0284=.INB E7,0288	Skip two instructions if positive
02B7=CPL 00	Complement sign bit
0289=ACAL 0204	CALL NEGATE A, 04
02BB=CLR C	Clear carry
02BC=RLC A	Rotate left
02BD=MUL AB	Multiphy A * B
O2BE=MOV A,FO	Product to A
02C0=NDP	NOP's
02C1=NOP	to
02C2=NDP	be
02C3=NDP	removed
02C4=NOF	-
02C5=N0P	-
02C6=JNB 00,02CB	Skip two instructions if sign positive
0207=ACAL 0204	NEGATE A. 04
02CB=ACAL 0210	CALL NORMALIZE MANTISSA
02CD=ACAL 0234	CALL MOVE A, 04 to 06 07
02CF=RET	Return

Page 75

0362=MOV R0,#3A 0364=MOV R1,#44 0366=PUSH 01 0368=MOV R1,#38 036A=ACAL 0294 036C=FOF 01 036E=ACAL 02F4 0370=INC R0 0371=INC R0 0372=INC R1 0373=INC R1 0374=CJNE R1,#4C,0366 0377=MOV A,36 0379=MOV 25,A 037B=SETB 8C 037D=RET

0380=CLR 01 0382=MDV 22, #00 0385=MDV R1, #50 0387=ACAL 0054 0387=ACAL 02D4 038B=INC 22 038B=INC R1 038E=INC R1 038F=CJNE R1, #58, 0387 0392=MDV R0, #50 0394=MDV R1, #54 0396=ACAL 0240 0398=ACAL 02F4 ' 039A=RET

03A0=MOV R0,#46 03A2=MOV R1,#5A 03A4=ACAL 0294 03A6=MOV R0,#06 03A8=MOV R1,#58 03AA=ACAL 027C 03AC=ACAL 02F4 03AE=MOV R0,#4A 03B0=MOV R1,#54 03B2=ACAL 0294 0384=MOV R1,#58 0386=MOV R0, #06 03B8=ACAL 027C 03BA=ACAL 02F4 03BC=MOV R0;#42 03BE=MOV R1,#54 03C0=ACAL 0294 03C2=MOV R0;#58 03C4=MOV R1, \$06 03C6=ACAL 0240 . 03C8=MOV R1+#5A 03CA=ACAL 02F4 03CC=RET

SUBROUTINE MULTIPLY BY T Set RO to wa Set R1 to wat Save R1 Set R1 to T CALL @RO * @R1 to 06, 07 Retrieve R1 CALL STORE 06, 07 in @R1 Increment RO twice Increment R1 twice Loop until R1 = 4CSTORE In in 25 Start TIMER 0 Return

SUBROUTINE READ INPUTS Clear flag Set channel # to 0 Set R1 to - Xp CALL READ A/D CALL FLOAT A, 04 to @R1 Increment channel # Increment R1 twice Loop until R1 = 58 Set R0 to - Xp Set R1 to -X1 CALL @R0 + @R1 to 06, 07 CALL STORE 06, 07 in @ R1 Return

SUBROUTINE CALCULATE Up Set RO to wpt Set R1 to Up $\omega pTup$ to 06, 07 Set R0 to 06, 07 Set R1 to Uv ωpTup - Uv to 06, 07 ωpTup - Uv to Uv R0 set to Gpt R1 set to Xp -XpGpT to 06, 07 Set R1 to Uv Set R0 to 06, 07 Updated Uv to 06, 07 Updated Uv to Uv Set R0 to Gv Set R1 to -Xp -XpGv to 06, 07 Set R0 to Uv Set R1 to 06 Uv - XpGv to 06, 07 Set R1 to Up Uv - XpGv to Up Return

03D8=MOV R0, #44 03DA=MOV R1, #5C 03DC=ACAL 0294 03DE=MOV R0, #06 03E0=MOV R1, #5C 03E2=ACAL 027C 03E4=ACAL 027C 03E4=ACAL 0274 03E6=MOV R0, #48 03E8=MOV R1, #52 03EA=ACAL 0294 03EC=MOV R1, #5C 03EE=MOV R0, #06 03F0=ACAL 027C 03F2=ACAL 02F4 03F4=RET

0400=LCAL E009 0403=MDV R2,A 0404=LCAL E01B 0407=SWAP A 0408=MDV R7,A 0409=LCAL E009 040C=MDV R2,A 040D=LCAL E01B 0410=ADD A,R7 0411=MDV R7,A 0412=RET

0418=MDV 81, #60 041B=ACAL 0400 041D=MDV R6,07 041F=AJMF 00DA

0424=MOV 81, #60 0427=ACAL 0400 0429=AJMF 00DA

0430=MOV A,R6 0431=MOV 04,R7 0433=ACAL 0210 0435=MOV R6,A 0436=MOV R7,04 0438=RET

043C=MOV 81, #60 043F=ACAL 0430 0441=AJMF 00DA

SUBROUTINE CALCULATE Ua Set RO to wat Set R1 to Ua waTUa to 06, 07 Set R0 to 06 Set R1 to Ua ωaTUa - **Ua** to 06, 07 ωaTUa - Ua to Va Set R0 to GaT Set R1 to Xa GaTXa to 06, 07 Set R1 to Ua Set R0 to 06, 07 Updated Ua to 06,07 Updated Ua to Ua Return

SUBROUTINE READ HEX BYTE CALL READ KEY Store in R2 CALL CONVERT TO HEX Place in top 4 bits Store in R7 CALL READ KEY Store in R2 CALL CONVERT TO HEX Add to R7 Store in R7 Return

PROGRAM '.' TO READ MANTISSA Set stack pointer to 60 CALL READ HEX BYTE Store in 06 Jump to DISPLAY AND WAIT

PROGRAM 'X' To READ EXPONENT Set stack pointer to 60 CALL READ HEX TYTE Jump to DISPLAY AND WAIT

SUBROUTINE TO NORMALIZE

06 to A 07 to 04 CALL TO NORMALIZE A, 04 A to 06 04 to 07 Return

PROGRAM 'Z' NORMALIZE DISPLAY Set stack pointer to 60 CALL NORMALIZE Jump to DISPLAY AND WAIT 0448=MDV 81,‡60 044B=MDV R1,‡06 044D=ACAL 026C 044F=AJMP 00DA PROGRAM 'N' to NEGATE DISPLAY Set stack pointer to 60 Set R1 to 06 CALL NEGATE @R1 Jump to DISPLAY and WAIT

0454=MOV 81, #60 0457=MOV R1, #35 0459=MOV R0, #33 0458=MOV A, @R0 045C=MOV @R1, A 045D=DEC R0 045E=DEC R1 045F=CJNE R0, #2F, 045B 0462=MOV @R1, 07 0464=DEC R1 0465=MOV @R1, 06 0467=AJMF 00DA PROGRAM 'E' to ENTER STACK Set stack pointer to 60 Set R1 to STACK 3 Set R2 to STACK 2 Old stack to A A to new stack Decrement R0 Decrement R1 Loop until R0 = 2FH 07 to stack.1 exponent Decrement R1 06 to Stack 1 Mantissa Jume to DISPLAY and WAIT

0470=MOV 81, #60 0473=MOV R0, #30 0475=MOV R1, #06 0477=ACAL 0288 0479=ACAL 0480 047B=AJMF 00DA PROGRAM 'R' to READ STACK Set stack pointer to 60 Set R0 to STACK 1 Set R1 to 06 CALL @R0 to @R1 CALL SHIFT STACK Jump to DISPLAY and WAIT

0480=MDV R0,#32 0482=MDV R1,#30 0484=MDV A,@RO 0485=MDV @R1,A 0485=INC R0 0487=INC R1 0488=CJNE R0,#36,0484 0488=RET

0490=MDV 81, ±60 0493=MDV R0, ±30 0495=MDV R1, ±06 0497=ACAL 0294 0499=ACAL 0480 0498=AJMF 00DA SUBROUTINE TO SHIFT STACK Set R0 to STACK 2 Set R1 to STACK 1 Old stack to A A to new stack Increment R0 Increment R1 Loop until R0 = 36 Return

PROGRAM '*' to MULTIPLY Set stack pointer to 60 Set R0 to STACK 1 Set R1 to OG CALL @R0 * @R1 to 06, 07 CALL SHIFT STACK Jump to DISPLAY and WAIT 04A0=MOV 81, #60 04A3=MOV R0, #30 04A5=MOV R1, #06 04A7=ACAL 0240 04A9=ACAL 0480 04A8=AJMP 00DA

04B0=MOV 81, #60 04B3=MOV R0, #30 04B5=MOV R1, #06 04B7=ACAL 027C 04B9=ACAL 0480 04BB=AJMF 00DA

04C0=MOV 81, \$60 04C3=MOV A, 24 04C5=CLR C 04C6=RLC A 04C7=ADD A, \$EA 04C7=MOV R1, A 04CA=ACAL 02F4 04CC=AJMP 00DA

0410=MOV 81, \$60 0413=MOV A, 24 0415=CLR C 0416=RLC A 0417=A10 A, \$F0 0419=MOV R1, A 041A=ACAL 02F4 041C=AJMP 001A

04E0=MDV 81,#60 04E3=MDV R0,#06 04E5=MDV R1,#06 04E7=ACAL 02DC 04E9=AJMF 00DA PROGRAM '+' to ADD Set stack pointer to 60 Set R0 to STACK 1 Set R1 to 06 CALL @R0 + @R1 to 06, 07 CALL SHIFT STACK Jump to DISPLAY and WAIT

PROGRAM '-' to SUBTRACT Set stack pointer to 60 Set R0 to STACK 1 Set R1 to 06 CALL @R0 - @R1 to 06, 07 CALL SHIFT STACK Jump to DISPLAY and WAIT

PROGRAM S.B., SHIFTS 1, 1. INPUTS Set stack pointer to 60 Key input to A Clear carry Rotate A left Subtract 6 Result to R1 CALL 06, 07 to @R1 Jump to DISPLAY and WAIT

PROGRAM SHIFTS 1-9. INPUTS Set stack pointer to 60 Key input to A Clear carry Rotate A left Subtract 16 Result to **R1** CALL 06, 07 to @R1 Jump to DISPLAY and WAIT

PROGRAM 'F' to FIX DISPLAY Set stack pointer to 60 Set R0 to 06 Set R1 to 06 CALL FIX @R0 to @R1 Jump to DISPLAY and WAIT CBYT 04F0=10,00,40,F9 CBYT 04F4=48,06,5E,07 CBYT 04F8=66,06,5E,05 CBYT 04FC=40,03,00,00 TABLE 1. PARAMETERS FOR PROGRAM P In , T ωa , ωp Ga , Gp Gv

0500=MOV DFTR, #05E8 0503=MOV R0, #06 0505=ACAL 0558 0507=MOV R1,#2A 0509=ACAL 0294 050B=MOV R1,#36 050D=ACAL 02DC 050F=ACAL 0558 0511=MOV R1,#2A 0513=ACAL 0294 0515=MOV R1,#38 0517=ACAL 02F4 0519=ACAL 0558 0518=MOV R1,#2C 051D=ACAL 0294 051F=MOV R1;#3A 0521=ACAL 02F4 0523=ACAL 0558 0525=MOV R1,#2E 0527=ACAL 0294 0529=MOV R1;#3C 052B=ACAL 02F4 052D=ACAL 0558 052F=MOV R1,#2C 0531=ACAL 0294 0533=MOV R1,#3E 0535=ACAL 02F4 0537=ACAL 0558 0539=MOV R1+#2E 053B=ACAL 0294 0531 = MOV R1, #2E 053F=ACAL 0294 0541=MOV R1,#42 0543=ACAL 02F4 0545=ACAL 0558 0547=ACAL 0294 0549=MOV R1,#2E 054B=ACAL 0294 054D=MOV R1+#40 - 054F=ACAL 02F4 0551=RET

SUBROUTINE - CALCULATE T PARAMETERS SET data pointer to TABLE 2 SET R0 to 06 CALL GET DATA SET R1 to n CALL @RO + @R1 to 06, 07 SET R1 to In CALL FIX @RQ to @R1 CALL GET DATA SET R1 to n CALL @RO * @R1 to 06, 07 SET R1 to T CALL 06, 07 to @R1 CALL GET DATA SET R1 to C CALL @RO * @R1 to 06, 07 SET R1 to wa CALL 06, 07 to @R1 CALL GET DATA Set R1 to wn CALL @RO * @R1 to 06, 07 SET R1 to wp CALL 06, 07 to @R1 CALL GET DATA Set R1 to C CALL @RO * @R1 to 06, 07 SET R1 to Ga CALL 06, 07 to @R1 CALL GET DATA Set R1 to wn CALL @RO * @R1 to 06, 07 Set R1 to wn CALL @RO * @R1 to 06, 07 SET R1 to Gv CALL 06, 07 to @R1 CALL GET DATA CALL @RO * @R1 to 06, 07 Set R1 to wn CALL @RO * @R1 to 06, 07 SET R1 to Gp CALL 06, 07 to @R1 Return

0558=MDVX A, 0DFT 0559=MDV 06,A 055B=INC DFTR 055C=MDVX A, 0DFT 055D=MOV 07,A 055F=INC DFTR 0560=RET SUBROUTINE TO GET DATA Move from TABLE to A A to 06 (Mantissa) Increment data pointer Move from TABLE to A A to 07 (exponent) Increment data pointer Return

0568=MDV 81, \$60 056B=MOV 25, \$01 056E=ACAL 007B 0570=ACAL 0400 0572=SETB 8C 0574=CLR 01 0576=MOV A, 07 0578=MOV 27, A 057A=CLR B0 057C=ACAL 0094 057E=JB 01, 0574 0581=SJMP 057E PROGRAM 'C' FOR COIL FORCE SET stack pointer to 60 SET 1 cycle CALL SETUP CALL READ HEX BYTE Start TIMER 0 Clear flag 07 (HEX BYTE) to A A to output Clear oscilloscope signal CALL POLL KEYBOARD Loop if flag high Wait for interrupt

CBYT 05E8=40,FA,43,F5 CBYT 05EC=73,02,40,04 CBYT 05F0=51,03,75,FB CBYT 05F4=40,00,00,00 CBYT 05F8=40,05,50,04 CBYT 05FC=5E,04,00,00

 TABLE 2 FOR T-PROGRAM

 2-7, 256×10-6

 3.60, 8

 5.08, .0287

 .5, --

 n,c

 wn

Page 81

APPENDIX B

SCHEMATICS

Six logic diagrams for the digital controller follow. Each has a sheet number, used when referring to connections between different sheets. Power and ground connections to standard DIPs are not shown, nor are despiking capacitors. The first five sheets refer to circuits on the wire-wrap area of the SDK-51 board, while sheet 6 refers to the PWM board.

<u>Sheet 1, Figure B1</u>: This shows the transceiver which was used to permit sharing of some pins between input and output functions. Also, the drivers for the PWM board are shown. These were needed because the signals from the 8031 where inadequate to drive the LED's in the opto-transistors.

<u>Sheet 2, Figure B2</u>: This shows the A/D converter, which is made up from a DACO800 8-bit D/A converter, and a DM2502 successive approximation register. A high speed LM361 comparator is used to produce a TTL signal to the DM2502, which requires ten cycles to convergence. Presently, a 3 MHz clock is being used, so that convergence time is 3.33 microseconds. It is only achieving about 7-bit accuracy, but it is hoped that this will be improved with further adjustment.

Sheet 3, Figure B3: This shows the clock used to drive the A/D converter. It is derived from the 12 MHz crystal on the SDK-51 board, and provides four options, ranging from 6 MHz to 0.75 MHz, selectable with a jumper. Also, there is a one-and-one-only circuit to synchronize the start of the A/D with the clock.

Sheet 4, Figure B4: This shows the analog switch and demultiplexer circuit used to select the analog channel which is to be read by the A/D converter. A high speed operational amplifier is necessary to provide adequate output impedance combined with the switching speed required.

<u>Sheet 5, Figure B5</u>: This shows a typical analog amplifier circuit, of which two are presently populated on the wire-wrap area. The circuit is provided with three jumpers to provide flexibility in selecting gain ranges and input offsets, such as are experienced with the proximeter. Diode protection prevents accidental damage to the circuits, should the input voltage become excessive.

Sheet 6, Figure B6: This shows the pulse-width-modulation (PWM) board, which is mounted on the proof-mass actuator. Each end of the coil can be switched independently, so that, with suitable digital program logic, high currents can be avoided with the actuator in a quiescent state. Although there is a 15V supply, the circuit only provides an 8V differential, which provides about one Ampere of current in either direction. Planned improvements



Sheet 1: Drivers



FIGURE B2 Sheet 2: A/D Converter



FIGURE B3 . Sheet 3: A/D Trigger and Clock



1

Sheet 4: Channel Select



٢

FIGURE B5

Sheet 5: Analog Input Port (Typical)





Figure B6 Sheet 6: PWM Board

- - - - - - -

Connector to Sheet 1

in this circuit should make at least one and a half Amperes possible. Opto-transistors permit electrical isolation of this board, with its own power supply, from the SDK-51 board.
