(NASA-CR-178390) A FAULT INJECTION N88-20895 EXPERIMENT USING THE AIRLAE FLAGNOSTIC FEULATION FACILITY (Research Triangle Inst.) 130 p CSCL 09B Unclas G3/62 0134590

NASA Contractor Report 178390

A FAULT INJECTION EXPERIMENT USING THE AIRLAB DIAGNOSTIC EMULATION FACILITY

Robert Baker, Scott Mangum, and Charlotte Scheper

Center for Digital Systems Research Research Triangle Institute Research Triangle Park, North Carolina 27709

Contract NAS1-17964 Task Assignment No. 5 March 1988



Langley Research Center Hampton, Virginia 23665

NASA Contract Report 178390

A FAULT INJECTION EXPERIMENT USING THE AIRLAB DIAGNOSTIC EMULATION FACILITY

Robert Baker Scott Mangum Charlotte Scheper

Center for Digital Systems Research Research Triangle Institute Research Triangle Park, North Carolina 27709

> Contract NAS1-17964 Task Assignment No. 5

> > March 1988

TABLE OF CONTENTS

List of Figures and Tablesii
1. Introduction and Scope1
2. Overview of the Data Communicator/Interstage and the Associated Gate Level Model4
2.1 Functional Description42.2 Circuit Description and Modeling Issues
3. Experiment Preparation19
 3.1 Introduction
Testing of Software Items
27 3.6 Validation of the C/I Emulation Model
4. Diagnostic Emulation Experiment Description and Results40
4.1 General Plan404.2 The Experiment444.3 Analysis of Experiment Results524.4 Review of Undetected Faults704.5 Inferences Drawn from Experiment Results73
5. Conclusions, Observations and Recommendations74
6. References
Appendix A. Listing of the Diagnostic Tests77
Appendix B. Diagnostic Emulation Outputs for Non-faulted C/I

LIST OF FIGURES AND TABLES

Figure 1.1. Experiment Diagram
Figure 2.1. Fault Tolerant Processor (Quadriplex Version)
Figure 2.2. C/I Exchange Network
Table 2.1. Data Communicator Operations
Figure 2.3. FTP Communicator
Figure 2.4. Actual Circuitry for Cross Channel Links
Figure 2.5. More Accurate Model Used for Cross Channel Links
Figure 2.6. Simplified Model Used for Cross Channel Links
Figure 2.7. Programmable Logic Array15
Figure 2.8. Voter Syndrome Quaderror Function16
Figure 2.9. Communicator Control Sequencer
Figure 2.10 Write XMIT State Diagram
Figure 3.1. System Flow Diagram20
Figure 3.2. Network Initialization
Figure 3.3. Emulation Process
Table 3.1. C/I Instruction Mnemonics 25
Figure 3.4. Block Diagram of Test Circuit
Figure 3.5. Network Model Preparation (Desired)
Figure 3.6. Network Model Preparation (Actual)
Figure 3.7. Communicator/Interstage Exchange Network
Figure 3.8. Mask Transform/Source Locking Test
Figure 3.9. Error Logging/Masking Network
(One Network for Each Processor)
Figure 3.10. Typical C/I Self Test Sequence for a
Single Test Vector35
Figure 3.11. Tests Used for Experiment
Figure 3.12. Diagnostic Sequences
Figure 4.1. Communicator/Interstage Model41
Figure 4.2. Simulation Result Space42
Figure 4.3. Diagnostic Sequences43
Figure 4.4. Fault Sets by Functional Group45
Figure 4.5. Communicator Fault Set Boundaries46
Figure 4.6. Typical Good Circuit Output47
Figure 4.7. Typical Post-Processing Output48
Figure 4.8. Emulation CPU Time49
Figure 4.9. Some Diagnostic Emulation Experiment Numbers
Figure 4.10, Summary of Diagnostic Emulation Speed51
Figure 4.11. Presence Test53

Figure 4.12. Current Status Update Test	55
Figure 4.13. Mask Transform Quad Test	56
Figure 4.14. Mask Transform XAXB Test	57
Figure 4.15. Basic Test	58
Figure 4.16. Diagnostic Test Performance	60
Figure 4.17. Combined Performance of all Non-voter Tests	61
Figure 4.18. Performance of Best Test for A	
Given Fault Set	62
Figure 4.19. Performance of Worst Test for A	
Given Fault Set	63
Figure 4.20. Performance of Best Vectors Across All Tests	64
Figure 4.21. Presence Test (Best Vectors)	65
Figure 4.22. Current Status Update Test (Best Vectors)	.66
Figure 4.23. Mask Transform Quad Test (Best Vectors)	67
Figure 4.24. Mask Transform XAXB Test (Best Vectors)	
Figure 4.25. Basic Test (Best Vectors)	69
Table 4.1. Summary of Undetected Faults	72

Ŷ

1. Introduction and Scope

Digital flight control systems for aircraft and spacecraft perform life or mission critical functions. Extremely high reliability requirements must be established and demonstrated for these systems. To meet the reliability and performance requirements, systems become complex. Complexity and demanding requirements combine to render the validation of system reliability difficult. Testing, sufficient to establish the high reliability of these systems, is not feasible. Consequently, sophisticated reliability modeling tools based on analytic models are needed to predict and validate reliability for both the design and development phases of fault tolerant systems. Reliability modeling tools depend upon the accurate determination of various model parameters such as fault coverage and fault latency. When system testing to determine such parameters is precluded, computer simulations can be used in some circumstances to stand-in for a system. This report describes the preparation for, conduct of, and results of a simulation-based fault injection experiment conducted using the AIRLAB Diagnostic Emulation (DE) facilities.

The primary objective of this experiment was to determine the effectiveness of the diagnostic self test sequences used to uncover latent faults in a logic network providing the key fault tolerance features for a flight control computer. Since this experiment resulted in the most extensive use of the AIRLAB Diagnostic Emulation facilities to date, a secondary, but essential, objective was to develop methods, tools, and techniques for conducting the experiment.

In this experiment, more than 1600 faults were injected into a logic gate level model of the Data Communicator/Interstage (C/I), a key component in the Charles Stark Draper Laboratories (CSDL) Fault Tolerant Processor (FTP). For each fault injected, diagnostic self test sequences consisting of over 300 test vectors were supplied to the C/I model as inputs. For each test vector within a test sequence, the outputs from the C/I model were compared to the outputs of a fault free C/I. If the outputs differed, the fault was considered detectable for the given test vector. These results were then analyzed to determine the effectiveness of various test sequences, to identify latent faults, and to identify opportunities for improving the performance of the diagnostic test sequences. Figure 1.1 diagrams the essential elements of the experiment design.


The Data Communicator/Interstage of the FTP was selected because of the following:

- 1. the C/I network provides for the critical fault tolerance features of input source congruency, error masking, error reporting and system reconfiguration,
- 2. the quadriplex C/I network used the full capacity of the AIRLAB Diagnostic Emulator,
- 3. documentation for the C/I design at the logic gate level was available, and

4. the results of the experiment could provide valuable information about the FTP design.

To prepare for and complete this experiment, several major issues had to be considered. Chief among these were design capture for a complex network; validation of the model derived from the design capture; analyses and decisions that reduced the required simulation time while preserving essential information; the design of test sequences for a complex state network; the applicability of fault models for LSI technology; the complexity management issues associated with modeling, validating, and simulating a large network; CAD tools and procedures to handle the complexity management problems; techniques to maintain data integrity for extended simulations; techniques for improving fault coverage and latency; and performance measures and techniques for analyzing the effectiveness of test vectors. Each of these issues can develop into significant problem areas as system complexity increases with the advancement of integrated circuit and computer architecture technology. Specifically, simulation methods, techniques, and associated tools will have to advance to meet the demands of computer technology. Moreover, validation research in general will be significantly impacted by some of these issues.

Section 2 of this report provides an overview of the C/I design and discusses the gate model used for various parts of the C/I. Section 3 describes the various activities involved in the experiment preparation process. Among the activities discussed are design capture, test sequence design, and model validation. In section 4, the conduct of the experiment is reviewed and the results are presented and analyzed. Section 5 provides a summary of experiment results, a review of lessons learned from conducting the experiment and a discussion of extensions to this experiment.



ĩ

Figure 1.1. Experiment Diagram

2. Overview of the Data Communicator/Interstage and the Associated Gate Level Model

2.1. Functional Description[1] [2] [3]

The Data Communicator/Interstage (C/I), which was modeled in this experiment, provides the Fault Tolerant Processor (FTP) with certain key fault tolerance mechanisms. These mechanisms include circuitry to support the correct replication of simplex source data in all good FTP channels, to detect and mask errors in a single FTP channel, and to support FTP reconfiguration by blocking out faulty channels.

Figure 2.1 shows a quadriplex FTP.

Figure 2.2 shows the data exchange network associated with a quadriplex FTP. Each channel, A, B, C, or D, has a transmit and receive register which can be accessed by the input/output processor (IOP) or computational processor (CP) via a shared memory bus.

Simplex source data, that is, data available to one FTP channel may be distributed correctly to all good FTP channels by using a FROM X exchange. Referring to figure 2.2, a FROM A exchange, for example, will cause the data word in the communicator transmit register of channel A to be distributed to all other data communicators via the cross channel links. Data transfers between communicators and interstages are byte serial with two bytes comprising a data word. Data distributed to each communicator are passed to associated interstages.

Each interstage replicates the data and passes a copy to each communicator. Each communicator votes the data received from each interstage and writes the voted data into the Receive Register. The Receive Registers are then read by the associated channel processor. In this matter, simplex source data from channel A is replicated in all good processor channels. FROM B, FROM C, and FROM D exchanges occur in a similar manner except that the source channel is B, C, or D respectively.

If each channel has data which requires voting for fault masking, a FROM OWN exchange can be executed. Each channel places its copy of the data to be voted into its respective Transmit Registers. Data words are transmitted to the respective interstages which in turn replicate the data and distribute the copies to each communicator. Each communicator votes all copies of the data and returns the voted result to the Receive Register for subsequent reading by its associated computer.

Errors detected during the voting process of an exchange are recorded in the Status Registers of each communicator. The Status Registers of each communicator can be read by their associated processors. It is intended that these error reports be used by the FTP to determine and isolate faulty channels.

A write only Mask Register allows a channel to be excluded from the voting process.

The capability to execute exchanges which by-pass the interstage and voter is provided for network testing.

FAULT TOLERANT PROCESSOR (Quadriplex Version)





Figure 2.1



C/I EXCHANGE NETWORK

Figure 2.2

Table 2.1 lists the transactions on operating that can be executed by the communicator.

> FROM A Exchange FROM B Exchange FROM C Exchange FROM D Exchange FROM OWN Exchange READ Receive Register WRITE Receive Register WRITE Mask Register READ FROM A Status Register READ FROM B Status Register READ FROM D Status Register READ FROM D Status Register READ FROM D Status Register

Table 2.1. Data Communicator Operations

2.2. Circuit Description and Modeling Issues

Figure 2.3 is a functional block diagram for the C/I. Each area and the associated gate level models will be described in the following paragraphs.

The processor interface consists of receivers for the 20 bit processor address bus; 16 bit bidirectional tri-state data bus driver/receivers; and receivers or drivers as required for processor control signals, data acknowledge, read/write, system reset, system clock and fault tolerant clock.

For purposes of simplifying the simulation model, the processor address bits associated with the base address for the memory mapped data communicator were consolidated into a single communicator select bit. This consolidation reduced the size of the input files for the simulation and speeded the simulation run time. A single *and* gate (address decoder) and the several address bit receivers were modeled as a single receiver. No essential fault coverage information was lost by this simplification.

The bidirectional processor data bus was modeled as separate input and output ports because the Diagnostic Emulator had capability for either input or output connections. No essential fault coverage information was lost due to this modeling restriction.




Figure 2.3. FTP Communicator

The Local Data Bus is a 16 bit tri-state bus used to communicate as follows: From Processor Bus to Transmit Register

From Processor Bus to Mask Register (5 bits)

From Processor Bus to Receive Register

From Receive Register to Processor Bus

From Status Register (5 bits) to Processor Bus

From Status Register (5 bits) to Current Status Update Logic

From Result Bus to Receive Register Most Significant Byte

From Result Bus to Receive Register Least Significant Byte

From Transmit Register Most Significant Byte to Transmit Register Least Significant Byte

This bus was modeled by use of and gates at each data source, enabled by the appropriate source enable signal, and by an or gate to combine the various data sources to one signal line. The resulting model was functionally equivalent to a tristate bus. The or function is a phantom gate in that there is no identifiable device in the network to which it can be associated. Despite its phantom nature, stuck-at zero faults were asserted on these devices during simulation to cover certain kinds of bus faults.

The Transmit Register, Mask Register and Receive Register are all implemented with 74LS374 octal D-type latches with tri-state outputs. The storage portion of these devices were modeled directly as D-type flip-flops and the tri-state output portion were modeled as *and* gates feeding an appropriate bus *or* gate as indicated in the previous paragraph.

The Source Bus communicates data bytes from the Transmit Register to cross channel links and to the interstages. Also, data bytes from cross channel links can be transferred to the interstages. This bus was modeled with *and* gates and phantom *or* gates similar to the Local Data Bus.

The cross channel links which distributes data from each communicator Source Bus to all other communicators' source busses is a bidirectional tri-state bus. The circuitry is diagrammed in figure 2.4. An adequate model for this is shown in figure 2.5. Since this model required a significant number of connections (384) and phantom gates (96) and since these particular connections had to be hand edited into the network, the simpler model (192 connections and 0 gates) shown in figure 2.6 was used. This decision was based on incomplete analysis which indicated that the model adequately captured the network behavior. While data is handled properly by this model, the effects of faults in the Source Select logic which supplies the enable signals for the cross channel links were not accurately modeled. Consequently, certain gate faults were not found by the C/I diagnostics. As discussed in a later chapter, these faults would have been found had the more complex and accurate model been used for the cross channel links.

The States Register file is implemented with two 74LS189 4×16 bit RAM chips. Only 5 status bits, A error, B error, C error, D error and Quad error, are recorded in each of the 5 exchange types. Thus, only 5×5 of the potential 8×16 bits are used for the Status Register file. The Status Register was modeled with five, five-bit D-type flip-flop registers and with the address decoder and selection logic necessary to direct five bits of data to and from these registers.

The Mask Transform block receives the Mask Register bits (Mask A, Mask B, Mask C, Mask D, and Source Lock), the two channel identification (ID) bits, and the three exchange type bits to determine which, if any, channel to block from the voter logic and to select the source of data to be routed to the Receive Register. This function is implemented with a 2048×8 -bit registered programmable read only memory. To model this device directly required that a Diagnostic Emulator overhead feature be used. This feature assigns a block of memory outside normal device simulation which can be used to store the contents of the memory being modeled. Memory address and data bit connections are associated with and determined by designated nodes within the network being simulated. To access this memory, a change on a designated control line will stop normal simulation of the network and will invoke an action which uses the state of the designated address nodes to select a particular location in the assigned memory block and to impose the state of the bits in this memory location on the designated data bit nodes.

Since this operation is generally slower than gate simulation and since validation of the operation of this PROM was judged to be more difficult than validating an equivalent gate network for this case, a decision was made to model this block with a simple gate network at least until the rest of the C/I network could be validated.

The interstages consist of drivers, receivers, and D-type flip-flops. These devices were modeled using the Diagnostic Emulator gate and flip-flop primitives.

The Source Select, Current Status Update, Syndrome Or, Voter, and Voter Syndrome blocks are implemented using programmable logic arrays (PLA). A diagram of a typical PLA is shown in figure 2.7. The logic equations programmed for each function were modeled directly. Figure 2.8 illustrates one of these functions. The adequacy of *stuck-at* gate fault models for these devices is questionable since certain bridging faults between conductors carrying the input functions and a cell with the array cannot be accurately represented by such a simple model. A more elaborate gate model which would better represent these faults was beyond the scope of this effort.

The Source Select block shown in figure 2.3 uses exchange type bits and channel ID bits to control the cross channel links. The Voter and Voter Syndrome block




Figure 2.4. Actual Circuitry for Cross Channel Links





Figure 2.5. More Accurate Model Used for Cross Channel Links





.

performs the bit-for-bit voting of non-masked data copies and detects and reports errors for non-consistent data copies. These voter related functions are implemented in four PLA's with two data bits (dibits) processed by each PLA. The Syndrome Or block consolidates errors (syndromes) reported by each Voter Syndrome dibit. The Current Status combines these consolidated errors with the contents of the Status Register.


The final major block is the Control. This block provides the timed control signals to direct the operation of the Data Communicator. It is implemented using three 2048×8 -bit registered programmable read only memory devices. Since these devices

are connected so that particular processor interface control signals, processor interface address bits, and certain of their own output bits are used to control their address inputs; a classical state machine with inputs, outputs, and internal states is implemented. This state machine is depicted in figure 2.9. The circuit is modeled using D flip-flops for the PROM register and the external memory feature of the Diagnostic Emulator. However, it was found that the contents of the PROM were highly redundant and that its size could be reduced to 512 words instead of 2048 words without losing any capability. Further reductions were possible but were not carried out. Figure 2.10 shows the state diagram for the the Write Xmit operation controlled by this state machine. Review of this design indicated that, as a result of the redundancy in the contents of the PROM, the state machine would require substantial additional testing to establish functionality. The redundancy likely resulted from the use of a high level design tool. This observation has implications regarding the use of high level design tools for fault tolerant systems.

Except for the Control block, four complete C/I's were modeled. Only two Control blocks were modeled. One Control block provided control signals for channels B, C, and D. The other provided control signals for channel A. The Channel A C/I was the only C/I module faulted in the experiment. In addition to the four C/I's, support logic which generated fault tolerant clock and processor clock had to be modeled. These signals were generated by a simple ring oscillator and a divide by counter. A ring counter was used to create a clock whose period in gate delays or event units is approximately equal to the actual processor clock frequency. The divide by counter used to generate the fault tolerant clock was set at 12 processor clock pulses instead of 40 as used in the FTP. This change reduced the required simulation time without losing essential information.

Every flip-flop in the C/I model has a pseudo-gate connected in line with its output so that the flip-flop output can be faulted. The addition of the pseudo-gate circumvented a Diagnostic Emulator constraint which does not allow flip-flop outputs to be directly faulted. The fault gate was automatically inserted into the netlist by the netlist translator software on each occurrence of a flip-flop. Pseudo-gates were inserted into the model for each external input to the C/I that went to a flip-flop. These inserted gates were used to satisfy a Diagnostic Emulator requirement that no external input be directly connected to a flip-flop. Finally, external output devices which had no internal connections were connected to sink gates. The sink gate





plasys.dv0




Figure 2.8. Voter Syndrome Quaderror Function

-16-




Figure 2.9. Communicator Control Sequencer




Figure 2.10. Write XMIT State Diagram

connection satisfied the restriction that all devices must have at least one internal connection. The output of each *sink* gate was in turn connected to one of its own inputs to meet this requirement.

3. Experiment Preparation

3.1. Introduction[4] [5]

Most of the effort expended in the experiment was directed toward developing and validating the Data Communicator/Interstage (C/I) gate level model and the associated experiment support software. This experiment preparation process can be divided into several general areas of activity. These areas are

1. the development and testing of experiment support software,

- 2. the activities associated with learning to use the diagnostic emulator,
- 3. the development of a gate level model of the C/I,
- 4. the development of C/I input sequences that would test the C/I in accordance with the C.S. Draper Laboratories C/I diagnostic software description, and
- 5. the validation of the C/I model.

A brief description of the process used to set up and use a Diagnostic Emulation model will be given in this paragraph. A complete description of the Diagnostic Emulation portion of this process is given in the user manual.[4] Figure 3.1 diagrams the process. A description of the C/I logic network was created by using FUTURENET, a logic schematic capture computer-aided design tool. The resulting network description file was translated to a format suitable for input to the NASA-LaRC Diagnostic Emulation network initializer. This file, labeled QM-1 network, combined with files describing initial values for network nodes and files establishing external connections to the network such as network input and memory data connections, was supplied to a network initializer program. The resulting initialized network file, combined with an emulation options file and external memory initialization files, was processed by an emulation initialization program. The resulting emulation file, along with option files, fault description files, and external input data files, was used as input to the emulation. If the FORTRAN Diagnostic Emulation program was to be used, these files were used directly. If the QM-1 emulation was to be used, these files were converted and then transferred to the NANODATA QM-1 machine for execution. The output of the emulation process was used to examine the behavior of the model during the debug and validation phase and to provide the inputs for post-processing during the experiment phase.

The process described above is shown in more detail in figures 3.2 and 3.3. Note that in figure 3.2 there is a loop through the network initializer, emulation




Figure 3.1. System Flow Diagram

initialization, memory map creation, external connections, and back to the network initializer. This loop is necessary to establish the address references required to define the external connections file. This part of the process is done once, provided the network does not change. Also note that in figure 3.3 the difference between a VAX FORTRAN emulation and a NANODATA QM-1 emulation is detailed.

3.2. Experiment Support Software

To use the existing Diagnostic Emulator to the extent required by the experiment, a number of new software utilities and tools had to be developed or procured. These items included the following:

- 1. a FUTURENET schematic capture computer-aided design tool;
- 2. a translator to convert FUTURENET netlists to a format suitable for the Diagnostic Emulation process;
- 3. an expanded set of primitive control features for the Diagnostic Emulator;
- 4. a set of programs to facilitate the preparation of Diagnostic Emulation options, connection, fault lists, input, memory, and initialization files;
- 5. a C/I mnemonic instruction translator to aid the preparation of C/I diagnostic test sequences; and
- 6. a program to analyze the outputs of the Diagnostic Emulation.

At the start of this project, gate level models of hardware to be emulated had to be created using a hardware description language. The large text file that resulted was then translated to a netlist suitable for Diagnostic Emulation. Creating, maintaining, changing, and verifying this large test file was a tedious, time-consuming, and errorprone process. The FUTURENET computer-aided schematic capture tools were purchased to facilitate the creation of the C/I emulation model or any other hardware models. It was felt that these tools would reduce the effort required for creating, maintaining, and verifying the C/I model. Since the schematic level is the natural level at which design engineers work with and document designs, it was felt that models created at this level would be less subject to errors.

A software program to convert FUTURENET/TEGAS netlists to the netlist format for the Diagnostic Emulator was written by RTI personnel. For the purposes of minimizing the resources dedicated to this conversion software, the devices used in the C/I schematic were restricted to those used by the Diagnostic Emulator. Adding the capability to accept more general devices, which in turn would be translated to Diagnostic Emulator devices, is not precluded by this restriction.





Figure 3.2. Network Initialization

.

-

-



To meet the needs of a fault insertion experiment, new control primitives were required for the Diagnostic Emulator. The new primitives added were as follows:

- 1. the capability to assert a stuck-at logic one or zero fault on any device output for a defined number of emulation steps,
- 2. the capability to provide external logic inputs from an input data file at designated emulation event numbers,
- 3. the capability to direct the output of designated logic nodes to an output file,
- 4. the capability to assert a fault on a bit in external memory arrays, and
- 5. the capability to define the length of an emulation run and to recycle the emulation using the next fault defined in a fault list.

The capability to provide each of these primitive control features had been planned but had not been implemented at the beginning of this effort. These capabilities were added to both the VAX FORTRAN emulation and the NANODATA QM-1 emulation. The implementation of these software features was done by NASA personnel.

A C/I mnemonic instruction translator was written to simplify the preparation of test sequences for the experiment. This translator provided the conversion of mnemonic representations for each C/I instruction into the proper bit pattern. In addition, *pseudo* instructions that allowed for defining iterative loops were provided. This latter capability simplified the creation of long test sequences consisting of iterative data values. Table 3.1 shows the mnemonics used.

NAME	DEFINITION
VECB	Pseudo op to define start of a new test vector
VECE	Pseudo op to define end of a test vector
LOOP	Pseudo op to set up a repetitive sequence of C/I operations. Arguments specify the level of nesting and the iteration increments and limits
END	Pseudo op to define the end of a loop
RDRR	Read receive register
WRCV	Write receive register; arguments are data for each C/I
WXMR	Write transmit register; arguments indicate source for each C/I (A, B, C, D) and data for each
WMSR	Write mask register; arguments indicate mask to be written for each C/I

Table 3.1. C/I Instruction Mnemonics

Emulation outputs from the experiment were processed to determine the faults detected by each test vector.

3.3. Learning Use of the Diagnostic Emulator and Testing of Software Items

A simple logic network was used as a vehicle to learn the use of the Diagnostic Emulator and to test the various new software items. In addition to simplicity, the network was designed to be similar to the C/I and to require the use of all Diagnostic Emulator primitives in the C/I model. These primitives include fault insertion, external inputs, external outputs, external memory arrays, and each type of logic device. Successful setup and emulation of this network was an essential first step in learning the use of the Diagnostic Emulator and for validating the new software development items.

A block diagram of this network is given in figure 3.4. The network was first analyzed on a simple IBM PC-based simulator, EZCAD. The EZCAD results were used as a basis for comparing Diagnostic Emulator results.

3.4. Development of a C/I Gate Level Model

Some of the circuit details of the C/I gate level model are discussed in section 2. The desired process for creating the model is shown in figure 3.5. In this process, a schematic of the entire quad C/I network would be captured using FUTURENET.




Figure 3.4. Block Diagram of Test Circuit

The resulting netlist would then be converted to a form suitable for the Diagnostic Emulator. Changes to the model would take place at the schematic entry level and would be followed by the translation process.

An attempt was made to carry out this process. However, the full quad C/I network was too large for certain of the FUTURENET support tools. Consequently, another less desirable process had to be employed. The actual process used is shown in figure 3.6. In this process, the full quad C/I was broken into smaller subnets. Each subnet was translated and these subnets were concatenated into a larger net. The interconnections between subnets were handled by editing these interconnections into the translated net file. While the number of interconnections was small relative to the total network, the editing process to produce these interconnections was prone to error. Further, this step made it difficult to return to the schematic level for model checking and for any model changes. This limitation of FUTURENET and the manner in which the model was created made it difficult to realize the full potential of computer-aided design capture. Unanticipated model network configuration control problems had to be solved, and checking of certain parts of the model was rendered much more difficult since it had to be done at the netlist level.

An indicator of the potential for difficulties is found in the network size information. The full quad C/I network consisted of more than 5000 nodes (devices) and 15,000 connections. About 20,000 lines of text, or more than 300 pages, were required to list the network.

This network is relatively small compared to most VLSI designs. The only effective way to deal with such designs is with effective CAD tools.

3.5. Diagnostic Test Sequences for the Data Communicator/Interstage[6] [7] [8] [9]

The C/I plays a critical role in FTP fault tolerance by ensuring that all good processors receive identical data values (source congruency), by masking errors, and by providing for FTP reconfiguration after faults are detected. An important part of FTP operation is the use of diagnostic test sequences for the C/I for both pre-mission and in-mission testing. These test sequences are used to uncover latent faults. This experiment was directed toward determining the effectiveness of proposed diagnostic test sequences.

A fault detection, isolation, and reconfiguration (FDIR) program is used in FTP. FDIR provides for hardware implemented fault detection and error reporting, software implemented fault isolation based on the analysis of error reports, software implemented reconfiguration by disabling failed channels, and software implemented self tests to uncover latent faults. The C/I is tested with self tests that operate within the FDIR function. FDIR tests the C/I with a frequently executed high priority limited scope test, called Presence, and a somewhat exhaustive low priority test sequence, which is executed with a much lower frequency.




Figure 3.5. Network Model Preparation (Desired)




Figure 3.6. Network Model Preparation (Actual)

The Presence test is a simple test that is executed at the beginning of a processing frame to determine the *presence* of each processing channel of the FTP. During this test, unique data values from each channel are exchanged via the C/I. Correct. exchange of a channel's unique values establishes presence.

The low priority C/I self tests of the FDIR assume that a certain class of C/I faults, such as hard errors in the data path, will be detected in the normal course of processing and/or by the Presence test. Those areas of the C/I logic not stimulated in the normal course of operation are the focus of the self tests. These areas include error detection, error reporting, fault masking, and reconfiguration logic.

The main components of the low priority C/I self tests are as follows:

1. the Voter PAL Test,

2. the Mask Transform Test,

3. the Voter Syndrome Or Test, and

4. the Current Status Update Test.

The C/I voter is implemented using programmable logic array chips. The voting and error detection logic is contained in the voter PAL chips. Two bits of a data byte from each FTP channel are voted within a single PAL package. Four voter PAL packages are required for each communicator. The inputs to these PAL chips include dibits from each channel and a mask bit for each channel, as shown in figure 3.7. The Voter PAL Test consists of sequencing through all combinations of inputs to each voter PAL chip for both the least and most significant byte of a data exchange. This exhaustive test is used because certain failure modes of a PAL can result in any input to the chip coupling to any PAL output. This is true even if the gates associated with a given output are not programmed to accept all input signals. The total number of test vectors required for this test are 2^{16} .

The Mask Transform Test targets the channel mask or blocking logic (see figure 3.8). This logic provides the capability to exclude a channel from the voting process. This component of the self test requires 192 test vectors.

The Voter Syndrome Or Test targets the two PAL chips associated with combining the error outputs of the 4 voter PAL chips. The test is intended to test only those gates not previously tested by the Voter PAL Test. This test was not completely defined at the time of the fault injection experiment.

The Current Status Update Test is intended to uncover faults in the current status update PAL chips (see figure 3.9). In this test, all combinations of data exchange errors are stimulated by selection of appropriate test vectors. Stimulated errors are logged into the Status Registers. These test vectors are followed by test vectors that stimulate additional data exchange errors. The Status Register is then checked to determine if it is properly updated.






Figure 3.7. Communicator/Interstage Exchange Network



Tests For Each PROM Input:

	Test Number						
Channel	1	2	3	4	5	6	
A	A	D	A	В	A	С	
В	В	C	A	В	В	D	
С	В	С	C	D	A	С	
D	A	D	С	D	В	D	

(Number of Mask Transfer PROM Test Vectors) = $6 \cdot 32 = 192$






Figure 3.9. Error Logging/Masking Network (One Network for each Processor)

Figure 3.10 illustrates a typical sequence of C/I transactions associated with a single test vector. Three transactions are required to exchange data, read the results, and retrieve the associated error report. This does not include any special setup of the Mask Registers and Status Registers. Once exchange results and error reports are obtained, it is necessary for all channels to exchange this data. This allows all good channels to arrive at a consensus on the results of a test vector. A total of nine exchange and read transactions are required for each vector. Each exchange/read transaction pair requires about 10 μ sec to complete in real time.

Assuming that the C/I self test requires approximately 2^{16} test vectors, and that the self test is constrained to use only five percent of the C/I throughput capacity, the C/I self test will require approximately two minutes to execute. This time sets a bound on the fault latency time for faults detectable via the C/I self tests.


Estimates of the time required to conduct a fault injection experiment using the Diagnostic Emulator are of interest. Consider an experiment that requires the injection of 2000 faults and requires that the C/I self test sequence (about 2^{16} test vectors) be executed completely for each fault. Assume that the NANODATA QM-1 is used. Also assume that only the self test transactions must be executed, i.e., the C/I throughput is 100% dedicated to self test for the experiment. The QM-1 version of the Diagnostic Emulator will execute approximately 50,000:1 slower than real time for the C/I network. The total simulation time required would be approximately 19 years. If the VAX FORTRAN version was used at 10^6 :1 slower than real time, the simulation would require approximately 3.8 centuries!

The unacceptably long run times cited in the preceding paragraph provide motivation for restricting the extent of an experiment. If the simulation time requirements are reduced by a factor of about 1000, 200 QM-1 hours would be required. Such a simulation time requirement would be well within the feasible range.

In the planning stage of this experiment, the self test for the C/I used substantially fewer test vectors. The number of test vectors used by C.S. Draper Laboratories (CSDL) at that time would have resulted in reasonable simulation time requirements. The exhaustive test implemented by the new self tests greatly expanded the simulation time.

A reduction in simulation time by a factor of 9 can be obtained by recognizing that the exchanges required to share opinions in an actual FTP would not be required in an experiment. An additional factor of about 100 was needed and was obtained by reducing the number of test vectors.

Recall that the exhaustive testing addressed certain PAL failure modes. It was determined that these failure modes would not be reflected in a direct gate level model of the PAL logic. Consequently, the large set of test vectors could be reduced and not change the outcome of an experiment based on a gate level model. Further, it was decided to test the C/I voters only for the quadriplex and triplex configurations and only for one of the voter PAL chips.



9 Exchanges about 10 μ sec each



The tests prepared for the experiment are summarized in figures 3.11 and 3.12. Tests are characterized by the number of test vectors within a test, by the number of C/I transactions or instructions required for the test, and by the number of DE simulation steps required for the test. These tests include about 600 test vectors that are in the desired range. Appendix A gives detailed listings of these tests.

3.6. Validation of the C/I Emulation Model

The purpose of the validation process was to establish, to the greatest extent possible, that the C/I emulation model accurately reflected the behavior of the C/I. Most of the funding for this emulation experiment was directed toward this effort. In general, the validation of a complex model would be difficult. For this experiment, several factors further complicated the validation process.

Ideally, the emulation model for a network would be created automatically from a design data base using well-established software programs, and the design verification data base of test vectors and results would be available for use. In this experiment, design information used to create the emulation model was in the form of a schematic drawing and a design description. Furthermore, access to the C/I designer was limited. To create the emulation model, the schematic was manually entered into a computer using a CAD schematic capture tool. The devices used in the design were replaced with Diagnostic Emulation gate primitives prior to schematic capture. The translation of the netlist for the captured schematic to a form suitable for Diagnostic Emulation was accomplished using a software program developed for this experiment. As described in section 3.5, certain of the network model interconnections had to be established by editing the translated netlist text files. Additional experiment software, described in section 3.3, was developed to support the experiment. This software included modifications to the Diagnostic Emulator.

When discrepancies were found during testing/debugging of the model, errors in the design capture, errors in the new software, errors in the changes to the Diagnostic Emulator, errors in the use of the Diagnostic Emulator, and errors related to modeling issues were all candidates for the source of the problem. Engineering analysis based on limited design documentation was required to devise tests for the model, to determine the correctness of the responses, and to devise additional tests for isolating the source of detected errors.

The additional complications of the validation process for the C/I can be attributed to the following:

- 1. the status of the Diagnostic Emulation facilities in AIRLAB (i.e., changes, limitations, and documentation) at the start of the experiment,
- 2. the design capture process that was employed,
- 3. the development of software to facilitate model development, and

Voter Tests Tested a single voter PAL chip (2 bits) in the quad and triplex configurations. Used both upper and lower bytes to give two test vectors per vote.
Mask Transform Tests Tested mask transform *logic* for quad and duplex configurations
Current Status Update Test Tested the current status update PAL
Presence Test Equivalent to CSDL "Presence"
Basic Test RTI test which tested a range of C/I functions beyond "Presence"

Figure 3.11. Tests Used for Experiment

TEST	· · · · · · · · · · · · · · · · · · ·	NBR	NBR	SIM
NAME	ABBREV	VECTORS	INSTRS	STEPS
Presence	presence	10	62	8400
Current Status Update	cstupd	10	64	11900
Basic	basic	16	112	11900
Mask Transform Quad	msktrnq	12	84	9900
Mask Transform XAXB	msktrn xaxb	24	160	19200
Mask Transform XCXD	msktrnxcxd	24	160	19200
Voter Test Quad1	vb0lquad1	128	772	98000
Voter Test Quad2	vb01quad2	128	772	98000
Voter Test B01 3XA	vb013xa	64	388	48700
Voter Test B01 3XB	vb013xb	64	388	48700
Voter Test B01 3XC	vb013xc	64	388	48700
Voter Test B01 3XD	vb013xd	64	388	48700

Figure 3.12. Diagnostic Sequences

4. the absence of a design verification data base of test vectors and responses.

The effort to validate a model could have been reduced considerably by the appropriate use of well-established CAD tools that were integrated into the hardware design data base. The uncertainty as to the possible sources of model discrepancies encountered in this first AIRLAB Diagnostic Emulation experiment would be reduced for additional experiments. Integration of the design data base into the Diagnostic Emulation facilities would eliminate problems associated with design recapture. Finally, integration of the design data base would permit the use of the design verification test vectors and responses and would reduce the need for the validator/experimenter to fully understand the operation of the network modeled and to analyze the detailed responses of the network.

The validation process for the C/I model relied to some extent on the software testing afforded by the emulation of the simple network described in section 3.3. The approach to verifying the C/I model was to verify the C/I microsequencer logic and to then add additional C/I functions. The C/I microsequencer model was verified using a simple IBM PC-based simulator, EZCAD. This simulator provided easy-to-use graphical *logic analyzer*-type outputs. The microsequencer was verified against its documented state transition diagram for each operation type. A microsequencer model was prepared for the VAX FORTRAN Diagnostic Emulator and was verified for each state transition and output. This provided a source of correct control signals for subsequent testing of the C/I model.

The full C/I model that incorporated the verified microsequencer model was prepared for the VAX FORTRAN Diagnostic Emulator. This model was tested for each operation type with various data inputs. Numerous design recapture errors were found and corrected. Next, sequences of operations with various data values were emulated. Errors were found and corrected. Finally, all the diagnostic test sequences, except for the non-voter tests, were used as the emulator inputs. The emulator output for each test sequence was verified for correctness.

The QM-1 version of the Diagnostic Emulation was not available when the model verification was complete. Consequently, the experiment was started using the VAX FORTRAN version. Once the QM-1 version became available, a QM-1 C/I model was prepared. This model was verified against extensive emulation results from the VAX FORTRAN version for both good circuit and faulted circuit conditions. Non-faulted C/I outputs for each diagnostic test sequence are included in appendix B.

Errors stemming from each of the possible sources enumerated above were found during the validation process. However, most errors, including the most difficult errors to isolate, were traced to the manual editing of interconnections into the large netlist text file.

As noted earlier, the validation part of this experiment required the most effort. Without appropriate CAD tools integrated into the design data base, it would be difficult to justify the cost of experiments using other designs of similar complexity. This experiment involved a network of relatively modest complexity (5000 gates) relative to modern VLSI (50,000 to 100,000 gates). Standards for verifying the accuracy of network models are much higher for highly reliable fault tolerant systems. The only costeffective way to manage the complexity of modern VLSI designs for a highly fault tolerant system will be with the use of well-established validated CAD tools that are integrated into a common design data base.

4. Diagnostic Emulation Experiment Description and Results

4.1. General Plan

The general plan for this experiment is to do the following:

- 1. emulate at the gate level the Charles Stark Draper Laboratories (CSDL) Fault Tolerant Processor's Communicator/Interstage (C/I) hardware using the AIRLAB Diagnostic Emulator facilities,
- 2. insert single faults into the gate level model,
- 3. for each inserted fault, use the CSDL diagnostic self test sequence for the C/I as inputs for the emulation model,
- 4. determine if observable errors are produced in the emulation model output for each fault inserted, and
- 5. evaluate the results of the experiment.

Figure 4.1 diagrams the emulation setup. Test vectors from the C/I diagnostic self test sequence were used as input to a gate level model of the C/I network. Faults that model *stuck-at-one* and *stuck-at-zero* gate output failures were inserted into the gate level model. Each fault was inserted for a complete pass through the diagnostic self test sequence, only one fault was present in the network during any pass through the self test sequence, and faults were only inserted into the channel A portion of the C/I. For each fault and test vector, outputs from the C/I model and both data and error reports were compared against the outputs produced by a fault-free C/I model. If the outputs differed, the fault was designated as detectable for the test vector in question.

Figure 4.2 diagrams the output space for this experiment. Originally, 600 test vectors were planned (see section 3.5), but only 328 were used. These test vectors were grouped into tests associated with a particular purpose or functional area within the C/I. These tests are listed in figure 4.3 along with their associated parameters. Faults were grouped into sets associated with a particular functional area. Figure 4.4 lists the fault groupings, and figure 4.5 diagrams the functional areas associated with these fault sets. Note that within Voter and Voter Syndrome fault sets, devices associated with 2 of the 8 bits were faulted. Excluding these faults reduced the experiment





Figure 4.1. Communicator/Interstage Model



-42-

TEST		NBR	NBR	SIM
NAME	ABBREV	VECTORS	INSTRS	STEPS
Presence	presence	10	62	8400
Current Status Update	cstupd	10	64	11900
Basic	basic	16	112	11900
Mask Transform QUAD	msktrnq	12	84	9900
Mask Transform XAXB	msktrnxaxb	24	160	19200
Mask Transform XCXD	msktrnxcxd	24	160	19200
Voter Test Quad1	vb0lquad1	128	772	98000
Voter Test Quad2	vb01quad2	128	772	98000
Voter Test B01 3XA	vb013xa	64	388	48700
Voter Test B01 3XB	vb013xb	64	388	48700
Voter Test B01 3XC	vb013xc	64	388	48700
Voter Test B01 3XD	vb013xd	64	388	48700

Figure 4.3. Diagnostic Sequences

duration. Since the network topology for the remaining 6 bits was the same as for the 2 bits where faults were injected, the results for the 2 bits could be used to determine the results for the remaining 6 bits. This grouping of faults and test vectors was found to be a useful way to interpret experiment results and to draw conclusions regarding the effectiveness of particular test vectors. Figure 4.6 shows a typical output from the emulation. The single number on a line is the simulation time step and the four numbers on a line are the outputs from the four channels of the C/I model. Figure 4.7 is a typical post-processing output. For each vector in a self test sequence and for each fault in a fault set, the faulty circuit emulation output values are compared to good circuit emulation output values. If the outputs differ, the fault is considered to be detected by that test vector. The "1" entry in figure 4.7 indicates that the fault was detected. The score (the number of faults found) for each vector is given at the bottom of the fault list, and the number of vectors in the designated test detecting a particular fault is given in the right hand column. The first run and additional runs within the fault list are for fault-free conditions. Emulator outputs from the first run were used as the reference for subsequent faulted outputs. Emulation runs required large amounts of computer execution time and complex setup procedures. The opportunity for errors was of concern. Consequently, additional fault-free runs were included to help ensure consistent results. This precaution did, in fact, result in finding several problems during the experiment.


4.2. The Experiment

Originally, the NANODATA QM-1 version of the Diagnostic Emulator was to be used for this experiment and the VAX FORTRAN version was to be used for validating the model. Since the changes to the QM-1 version were not completed when the model validation was complete, the experiment was started using the AIRLAB VAX computers. After the QM-1 version became available, it was used to complete the experiment. Figure 4.8 summarizes the use of AIRLAB computing resources during the experiment. It should also be noted that more than 300K blocks of disk storage were in use at various points during the experiment. Figure 4.9 details some interesting experiment-related numbers. One interesting observation is that the total amount of real time operation of the C/I that was simulated was only two seconds. Another interesting number is the average stack size (12 devices) for the emulation algorithm. This number indicates the average number of devices whose outputs change during a given simulation step. It is indicative of the potential savings in processing time that could be realized by an event-driven simulation versus a simulation that must compute all device outputs for each event time. The ratio of average stack size to total network size (12;5000) is substantial and represents a considerable reduction in device computations. However, it is also indicative of a design that has low device activity. A ratio of 1:20 should be more typical. From the numbers in figure 4.9, it is possible to estimate the average device computations per second required for an equivalent non-eventdriven simulation of this network. Figure 4.10 summarizes these calculations. It should be noted that for fault simulation, a time resolution equivalent to 1/2 or 1 clock cycle is often sufficient. It was found that the QM-1 version operated about 60K:1 slower than real time for this network, and that the VAX 11/780 was about $1.2 \times 10^{\circ}$

Group	Number of Faults
Local Data Bus	128
Source Bus	370
Status Register	160
Current Status Update	106
Source Select	120
Syndrome Or	116
Voter/MUX/Result Bus	264
Voter Syndrome	132
Mask Transform	62
Microsequencer & Control	216
Fan-out	
	1674

Figure 4.4. Fault Sets by Functional Group

.





TEST SEQUENCE		NXAXB	GOOI	O CIRCUIT 🛶	- FAULT CONDITION
	0	12 0	0	0	
	0	100 0	0	0	
	0	244 0	0	0	
	0	388 0	0	0	
	0	532 0	0	0	
	0	658 0	0	0	
These numbers represent simulation time step for	0	766 0	0	0	
which the following C/I		-1270		-	
oupus were sampled.	X	1396	146063		
	11	11 1522	11	11	
These data are outputs * from the four C/I's.	0	0 2026	0	0	
	34307	34307 2152	34307	34307	
	11	11 2278	11	11	
	0	0 2782	0	Ο.	
	143470		143470	143470	
	3	3 3034	3	3	
	0	0	0	0	
	31714	3538 31714	31714	31714	
	5	3664 5	5	5	
	0	3790 0	0	0	
	107760		107760	107760	
	3	4420 3	3	3	
	0	4546 0	0	0	
	107760	5050 107760	107760	107760	
		5176 5	. 5	5	
		5302 0	0	0	
		5410 0	0	0	
		5914		-	
		6040	34307		
	11	11 6166	11	11	

_

Figure 4.6. Typical Good Circuit Output

Fault file: CSTUP1FAULT.DAT Vector file: CSTUPD.VEC Data file: CSTUP10UT.DAT

2 = no fault3 = stuck at "0"

4 =stuck at "1"

· Onaisions

Run number Device	* Fault Condition		tor nu	mber 3	-	5						
2, APA1G01 3, APA1G01	4 3 4	1 1 1	1 1 1	1 1	1	1 1 1	1 1 1	1 1 1	1 1 1	1	1 1	10 10 6
4, APA1G02 5, APA1G02 6, APA1G03	, 3 , 4	1	1	1 1	1 1	1	1	1	1	1	1	4 6 4 6
7, APA1G03 8, APA1G04 9, APA1G04	, 3 , 4 , 3	1	1	i	1	1	1	1	1	1	1	646
10, APA1G05 11, APA1G05 12, APA1G06	, 4 , 3 , 4	1		1	1 1	1 1	1 1	1 1	1 1	1	1	4
13, APA1G06 14, APA1G07	34343434343434 343434343434 34343434343	1	1	1	1	1	1	1	1	1	1	2 8 1
15, APA1G07 16, APA1G08 17, APA1G08	, 4 , 3	1	1	1	1 1	1	1	1 1	1	1		6 2 6
18, APA1G09 19, APA1G09 20, APA1G10	3	1	1		T	1 1	1	1	1	1 1		464828162626262
21, APA1G10 22, APA1G11 23, APA1G11	, 3 , 4 , 3	1		1 1	1	1	1	1	1	1		6 2 0
24, APA1G12 25, APA1G12 26, APA1G13	4 3 4 3	1	1	1 1	1 1	1 1	1 1	1 1	1 1	1	1	10 8 0
27, APA1G13 28, APA1G14 29, APA1G14	, 3 , 4 , 3	1	1	1	1	1	1	1	1	1	1	0 10
30, APA1G15 31, APA1G15	, 4 , 3 , 4 , 3 , 4 , 3	l	1	1	1	1 [.] 1	1	1	1			8 0 3
32, APA1G16 33, APA1G16 34, APA1G17	. 4	1	1	1 1	1 1	î 1	1 1	1	1 1	1	1	10 6 4
35, APA1G17 36, APA1G18 37, APA1G18	, 3 , 4 , 3		1	1	1	1	1	1	1		_	4 6 0 6
38, APA1G19 39, APA1G19 40, APA1G20	4 3 4			1	1 1	1		1	1			06
41, APA1G20 42,				1	1	1	1	ı ı	1			0 0 6
43, APA1G21 44, APA1G21 45, APA1G22	, 3 , 4	1		1	1	1	1	1	1	1	1	2 6 4
46, APA1G22 47, AFPPA1F(48, AFPPA1F(, 3)0, 4)0, 3		1	1	1	1	1	1	1	1	1	0 6 2 6 4 6 4 6 4 6 0
49, APA1G23 50, APA1G23 51,	3 2 4 3 4 3 0 0 4 0 0 3 0 2 0 2	1	1	1	1	1	1	1	1		1	60
		22	20	26	24	26	24	26	24	20	14	1

Figure 4.7. Typical Post-Processing Output

Test	VAX 11/750	VAX 11/780	QM-1
Presence		34 hrs.	
Basic	84 hrs.		
Current Status Update		38 hrs.	
Mask Transform XAXB		65 hrs.	
Mask Transform Quad	72 hrs.		
Voter XA			6.6 hrs.
Voter XB			6.6 hrs.
Voter XC	244 hrs.		
Voter XD		122 hrs.	
	400 hrs.	259 hrs.	13.2 hrs

Figure 4.8. Emulation CPU Time*

*Does not include post-processing

3

. •

Network size	>5000 devices >15000 interconnections
Simulation resolution	1 gate delay – 5ns
Gate delays per clock	18 — 120 ns
Clocks/Fault tolerant clock	12*
Average stack size of Event-driven simulation	12 devices
Maximum stack size of Event-driven simulation	\sim 500 devices
Total faults	1670
Total C/I transactions cycles/fault	2034
Transaction cycles in experiment	$\sim 3 \times 10^{6}$
Simulation steps	$\sim 3.6 \ge 10^8$
Total real time	~ 2 seconds

*Actual fault tolerant clock has 40 processor clock periods. The simulation was scaled to 12 to reduce run time.

Figure 4.9. Some Diagnostic Emulation Experiment Numbers

Processor	Gate Events/Sec	Real Time Ratio
VAX 11/750	1×10^3	2.4×10^6 : 1 slow
VAX 11/780	2×10^3	1.2×10^6 : 1 slow
QM-1	37×10^3	60 x 10 ³ : 1 slow

- Establishing equivalence to a non-event-driven simulation is difficult
- If equivalent time resolution is required for the nonevent-driven simulation, the comparable speeds are

VAX 11/750	500k Gates/Sec
VAX 11/780	1 x 10 ⁶ Gates/Sec
QM-1	20 x 10 ⁶ Gates/Sec

• If 1/2 clock period time resolution is required, then the comparable speeds are

VAX 11/750	50k Gates/Sec
VAX 11/780	100k Gates/Sec
QM-1	2 x 10 ⁶ Gates/Sec

Figure 4.10. Summary of Diagnostic Emulation Speed

slower than real time.


4.3. Analysis of Experiment Results


The experiment data presented in this section are not adjusted or modified to account for certain modeling problems identified after the experiment was complete. These problems will be discussed in a later section. Primarily, results are organized by diagnostic test and fault set. For each self test/fault set pair, the percentage of faults detected relative to the number of faults injected within the fault set are presented. Test vectors with the best and worst scores for each test/fault set pair are identified. The relative and combined performance results of the self tests are presented. Finally, the percentage of faults found by the best vector within a test relative to the number of faults detected by the test are examined.

Before reviewing these results, it should be noted that conclusions and observations are subject to the following:

- 1. There are limitations due to the adequacy of a gate level fault model for the C/I implementation technology;
- 2. Faults were only injected in a single emulated C/I;
- 3. The number of faults within a fault set varies;
- 4. Self tests reflect RTI's understanding of the CDSL self test description;
- 5. Faults were injected in devices associated with two of the eight voter bits.

The Presence (P) test results shown in figure 4.11 are of particular interest. CDSL executes all vectors of this test prior to every FTP processing frame (typically 10 msec to 40 msec) under their FDIR program. Presence is a short test (small number of test vectors) relied on to establish the general health of the C/I channels. Note that the results for the Mask fault set are not shown due to loss of these computer data. As can be observed from figure 4.11, this test is very effective for detecting data path faults (Local Data Bus and Source Fault Sets). However, the performance for other fault sets such as the Voter Syndrome set is about 50%. Overall, the performance of this test is about 62% against the injected faults. However, when adjusted for the devices not faulted in the Voter and Voter Syndrome fault sets, the performance is closer to 55%. Note also that both the single best and worst test vectors for the entire test will detect about 50% of the faults. Since this test is executed frequently, the average latency time for about half of all C/I faults is very short. Further, each vector is very effective relative to overall test performance. Since this test requires a small number of test vectors, it will require only a small portion of the FTP processing resources. These data confirm the CSDL assumption regarding the effectiveness of





-53-


Presence for data path faults.

Figure 4.12 gives the results for the Current Status Update (CSU) test. This short test is designed to test certain of the Status Register update logics, and of necessity must exercise parts of the error reporting logic. As can be observed and as is expected, this test performs substantially better than the Presence test for the Status Update and Syndrome Or fault sets. CSU test performance is considerably less than Presence for the data path fault sets and is about the same for the remaining fault sets. The overall performance is about 50% against the injected faults. When adjusted to include the devices that were not faulted in the Voter and Voter Syndrome fault sets, the performance is about 40%. The low CSU test performance for the Source Select fault set should also be noted.


The results for the two Mask Transform tests are given in figures 4.13 and 4.14. The Mask Transform Quad (MTQ) test has 12 test vectors and the Mask Transform XAXB (MTA/B) test has 24. Both tests target the C/I reconfiguration logic. Overall, both tests perform better than Presence. As should be expected, their performance against the mask fault set is somewhat better than the ubiquitous 50%. Also, their performance against the Voter Mux fault set is good. Their overall performances are near 70%. When adjusted for the additional voter bits, their performance is still above 65%.

The results for the last non-voter test, Basic (B), are given in figure 4.15. This test is an abbreviated version of the one of the tests designed by RTI for the validation of the C/I model. These results are included as a point of reference. Since the test was not optimized against a comprehensive fault model, it is not intended as a recommended test. It does demonstrate that simulations can be used to consider alternative tests and demonstrates the potential for improvement in test performance. Basic requires 16 test vectors. The Basic test performs well on the data path faults and has better performance than Presence against the Status Reg, Status Update, Syndrome Or, and Control fault sets. Further, its performance of Basic is in excess of 70% against the injected faults and exceeds 65% when adjusted for the devices not faulted in the Voter and Voter Syndrome functions.


The overall performance of each non-voter is shown in figure 4.16. The combined performance is close to 90% and is not significantly affected when adjusted for the devises not faulted in the Voter and Voter Syndrome functions. Figure 4.17 shows the combined performance of all non-voter tests for each fault set. Also shown are the performance improvements provided by the voter tests. With the voter tests included, overall performance is 92%. The voter tests used were XA, XB, XC, and XD and required a total of 256 test vectors. The non-voter tests required a combined total of 72 test vectors. Figure 4.18 identifies and shows the performance of the best test for each fault set. Figure 4.19 shows the performance of the worst test for each fault set. The extremely poor performance of CSU against the Source Select fault set is not shown. Instead, the next worst test, MTA/B is indicated. Figure 4.20 shows the performance of the best single vector for each fault set and for the entire set of test




PERCENT OF INJECTED FAULTS




-56-





-57-



PERCENT OF INJECTED FAULTS

vectors. It is interesting to note that the performance of the best single vector is about 50%. Figures 4.21 through 4.25 show for each fault set and test the percentage of faults found by the best vector within the test relative to the total number of faults found by the test. These results tend to support an assertion that for C/I network configuration, a high percentage of the faults that can be detected by a given test will be detected by a small percentage of the test vectors. Such an assertion is not true for all network configurations and care must be exercised in the conclusions that can be drawn from these data. However, the concept of identifying those test vectors that are more effective in terms of detecting more faults has special significance for fault tolerant systems. The time required to find a fault is at most T and on average is T2. The average time that faults remain latent within a system can be reduced by using the more effective test vectors more frequently than the less effective vectors. The potential for reduction of fault latency time is discussed in more detail in section 4.5.






Figure 4.16. Diagnostic Test Performance




PERCENT OF INJECTED FAULTS

Figure 4.17. Combined Performance of all Non-voter Tests




PERCENT OF INJECTED FAULTS

FAULI JEIJ BI FUNUIJUNAL ANEA Finire 4.18 Performance of Reef Tret for a Civon Fault Saf




BERCENT OF INJECTED FAULTS


Figure 4.19. Performance of Worst Test for a Given Fault Set




PERCENT OF INJECTED FAULTS



BERCENT OF FAULTS FOUND BY THIS TEST




BERCENT OF FAULTS FOUND BY THIS TEST





PERCENT OF FAULTS FOUND BY THIS TEST

-67-



-68-





4.4. Review of Undetected Faults

A detailed review and analysis of the device faults that were not detected in this experiment is presented in this section. Failure to detect certain of the faults will be found to be due to bus modeling problems. Other fault detection failures will be found to be due to deficiencies in the tests used. A few fault detections failure will be found to be undetectable by any test.

The total number of faults that were not detected by any test was 141. Of these, 47 were found to be contained in the Source Select fault set. Also, figure 4.17 shows that the combined performance against Source Select faults is less than for any other fault set. A detailed examination of the devices associated with these undetected faults indicated that most, if not all, were associated with one of two problem areas. One problem area was in a group of devices whose faulted condition could not be detected due to the bus modeling problem discussed in section 2.2. An accurate model of the cross channel interconnections would likely have resulted in these faults being detected.

The remaining undetected faults in the Source Select fault set were associated with the C/I channel ID logic. The ID logic permits C/I modules to be used for any C/I channel. When a module is used in a channel A processor, hardwired inputs force the ID logic to allow the module to function as the channel A C/I. Similarly, ID logic establishes the identity of modules used in other channels. If certain of the devices associated with channel ID are faulted in such a manner that the local channel identity is unchanged, these faults are indistinguishable from fault-free devices. Since there are no provisions for stimulating different channel ID inputs under processor control, none of these faults can be detected. It is not clear whether the effects of these faults are of significance. If the devices for a given C/I fail in the manner described, the C/I module will continue to operate properly so long as the module is always used for that channel. Non-coverage of these faults could, however, affect maintenance procedures. It is not uncommon for replicate modules within a system to be interchanged with a module that is suspected of being faulty. The potential for ambiguous results exists if an apparently functioning module with one of these latent faults is substituted for a suspected faulty module.

The fault set with the next largest number of undetected faults is the Control set with 26. Examination of the associated devices indicated several problem areas. Again, certain of the undetected faults were traced to the cross channel bus modeling problem and to the ID logic problem. Several other undetected faults were traced to devices that provide certain control signals directly to the processor interface. These faults would be detected by the associated FTP channel processor. Either these devices should not have been included in the fault set, or their outputs should have been included in the C/I model's external outputs and subsequently checked for proper state in the experiment post-processing. Finally, three undetected faults were found to be associated with devices which propagate the system reset signal. Failure of these devices in a state equivalent to an inactive reset signal cannot be detected if the failure occurs after a valid reset has occurred. The significance of such latent faults is open to speculation. Failure to be able to reset could have only transient and inconsequential effects on a system provided that the C/I microsequence controller always returns itself to an idle state. However, these faults are undetectable during normal operation and as such represent a potential problem.

The Voter Syndrome fault set had 19 undetected faults. After examination of the associated devices, it is believed that the Voter Quad test, which was not used for this experiment, should detect these faults. Although planned for the experiment, the use of the Voter Quad test could not be completed prior to the end of the experiment.

The Status Update fault set contained 16 undetected faults and the Syndrome Or fault set contained 14 undetected faults. An assessment of these faults was inconclusive, but it is believed that the Voter Quad test would detect some portion of these.

The Status Register fault set contained 15 undetected faults. An examination of these determined that the decode logic in the Status Register memory was associated with the undetected faults. They are undetected because the C/I Status Registers automatically reset after a Read Status Register operation and because the CSDL self test diagnostics, as understood by RTI, include a Read Status Register for each test vector. Unless a test causes different errors to be written in each Status Register prior to a read of any of the registers, address decode logic faults cannot be distinguished from fault-free behavior. A simple modification of the self tests should render these faults detectable.

The four undetected faults in the Mask fault set were associated with the ID logic problem described above. Fault sets, Source Bus, Voter Mux, and Local Data Bus contained no undetected faults.

Table 4.1 summarizes the undetected faults, the causes for not being detected, and the estimated relevant undetectable faults.

If the assessments of the undetected faults are correct and if the ID logic faults are considered inconsequential, the adjusted performance for the C/I self tests would exceed 98% and could approach 99.8%. If the reset faults are inconsequential, the performance approaches 100%.

	Undetected			Estimated
Fault Set	Faults	Source	Comments	Undetectable
Source Select	47	Cross channel model & ID logic		0
Control	26	ID logic & cross channel + product interface & reset		3
Voter Syndrome	19		Run Voter Quad Test	0
Status Update	16	not known	Run Voter Quad Test	0-16
Syndrome Or	14	not known	Run Voter Quad Test	0-14
Status Reg.	15	Status Reg address decode	modify self test	0
Mask	4	ID logic		0
Local Data Bus	0			0
Voter Mux	0			0
Source Bus	0			0
Combined	141			3-33

Table 4.1. Summary of Undetected Faults

4.5. Inferences Drawn from Experiment Results

As indicated in the previous section, care must be exercised in the use of the experiment results. Performance numbers derived for the various tests are subject to the limitations of fault models, network models, and the correctness of the self tests. While such results cannot be considered to be precise, they can be used in some instances to support specific observations and conclusions. This section reviews the inferences drawn from the experiment data.

The experiment results support the CSDL assumption that the Presence test will detect a high percentage of the C/I data path faults. In addition, Presence detects approximately 60% of device output faults.

Certain faults occurring in the C/I ID logic and the system reset logic cannot be detected. The significance of these undetectable faults is open to speculation and an assessment of such is beyond the scope of this report.

Particular faults occurring in the Status Register address decode logic cannot be detected by reading the Status Register after every test vector input to the C/I. If the CSDL self tests use this procedure, these faults will be undetectable. A simple modification of a portion of the self test would remedy this problem.

Finally, the results suggest that certain of the test vectors detect a considerably larger number of faults than do other test vectors. Even though certain test vectors are less productive, they may be required to detect faults that are undetectable with the most productive test vectors. Average fault latency time could be reduced if these more productive test vectors are used more frequently than the less productive, but necessary, test vectors.

To demonstrate the potential for reduction in average latency time for faults within a network, consider a test composed of V different test vectors which detects all network faults. Assume that each vector can be imposed on the network in time T. If all faults are equally likely to occur and if each vector is used once per test repetition, the average latency time for faults is VT/2. Suppose that 4/5 of the faults are detected by 1/5 of the test vectors. Define a new test composed of the same test vectors. Since the prime test vectors are four times more effective than the remaining test vectors, repeat the prime vectors four times more frequently than the remaining test vectors. The time required to complete such a test would be 8/5 VT. The average latency time for a fault would be 8/25 T. Thus, the new test would give a shorter average latency time. This would directly reduce fault recovery times, which would reduce the exposure to near-coincident faults.

Consider the average latency of the C/I FDIR self tests. From section 3.5, it is known that the Presence test is repeated in every processing frame and that the remaining C/I self tests could require approximately two minutes to complete. Assume that a processing frame is typically 40 msec. Experiment results indicate that the performance of the Presence test is about 60%. The remaining 40% of the faults must be found by the slow FDIR self tests. Average latency time for C/I faults using FDIR becomes

$$\overline{L} = \frac{1}{2} \left[0.6 \text{ x } 0.04 \text{ sec} + 0.4 \text{ x } 120 \text{ sec} \right] \approx 24 \text{ sec.}$$

Experiment data indicates that the performance of the Presence test could be improved by modest increases in the number of test vectors. Both Basic and Mask Transform Quad have better performance than Presence and require fewer test vectors. Assume that this opportunity is not exploited. Experiment results also indicate that the combined performance of all non-voter tests (72 test vectors total) is on the order of 90%. When adjusted for model discrepancies and the ID logic, the performance is closer to 95%. Assume that a new FDIR test is designed. Assume that it consists of 100 test vectors that are executed with a frequency of 5 seconds and that it detects 35% more faults than does the Presence test. The slow FDIR is expected to detect the remaining 5% of the faults. The average latency for this scenario becomes:

$$\overline{L} = \frac{1}{2} \left[0.6 \text{ x } 0.04 \text{ sec} + 0.35 \text{ x } 5 \text{ sec} + 0.05 \text{ x } 120 \text{ sec} \right] \approx 4 \text{ sec.}$$

The improvement in average latency from 24 seconds to 4 seconds is substantial.

The results of this experiment have been used to identify potential problem areas and to identify areas where performance can be improved by relatively modest changes to the self test diagnostics.

5. Conclusions, Observations, and Recommendations

The objective of this section is to briefly summarize the relevant conclusions and observations discussed in detail throughout this report. In addition, several efforts that are natural extensions to this experiment are discussed.

The results of the experiment summarized in section 4.6 are as follows:

1. Presence detects a high percentage of data path faults;

- 2. Presence detects about 60% of all C/I gate output faults;
- 3. Certain faults in the C/I ID and reset devices cannot be detected by any test vector;
- 4. Faults in the address decode logic of the Status Register will not be detected by test vectors that include a Status Register Read after each transaction;
- 5. Opportunities to reduce average fault latency and to improve overall performance are suggested by the results.

Most of the effort in this experiment was directed toward recapturing the C/I design and validating the C/I model derived from the recapture process. To effectively deal with VLSI scale designs, well-established CAD tools that are integrated into a design data base containing design verification test vectors will be required.

Faster simulators will be required to support the complexity of VLSI. However, significant work can be accomplished with existing simulators. For studies where simulation results are examined in detail, faster simulators would provide results more rapidly than could be assimilated.

The applicability of the gate level fault model used in this experiment is limited for modern devices such as gate arrays [8][9]. Since bipolar technology was employed for the current C/I implementation, the experiment results are more applicable than if FET based technology had been used. The main exception to this observation is the PAL devices used in the design.

Network size relative to the tools and techniques used impacted all phases of this effort. The complexity management problems for this modest-sized network not only lead to the validation problems discussed above, but impacted areas such as experiment run times, model configuration management, and computer storage requirements. Dealing with more complex designs without better tools would not be cost-effective.

The amount of computer time required to complete simulations of this scale or greater and the standards for the integrity of results derived for highly reliable systems combine to require that a methodology for using simulations include fault tolerance and error detection mechanisms. For example, the chances of a computer error affecting the results derived from an extremely long simulation run can become significant.

The microsequencer for the C/I was designed using a high-level design tool. The state transition table generated by this tool was highly redundant due to the manner in which certain address bits were allowed to reach the microsequencer register, PROM. While the design was functionally correct and was easy for the designer to create, it was much harder to test. This relatively minor example suggests that the new high-level design tools used to support cost-effective modern VLSI design could produce designs that are less testable and more expensive to validate. These tools are optimized for design functionality and for cost-effective designs. They are not optimized for testability.

The experiment provided information on the performance of the Diagnostic Emulator. The VAX FORTRAN version is a factor of 1.2×10^6 slower than a real time C/I. The QM-1 version is about a factor of 60×10^3 slower. For the C/I with its unusually low activity gates, the QM-1 version of the Diagnostic Emulation should compare favorably with higher performance parallel non-event-driven VAX-based simulators.

Natural extensions to the experiment described in this report are as follows:

- 1. to execute the Voter self tests that were not completed;
- 2. to modify diagnostic tests to confirm that Status Register address decoder faults can be detected;
- 3. to modify cross channel link models and confirm that certain faults become detectable;

- 4. to modify the DE fault model to include faults on gate inputs and to repeat the experiment;
- 5. to inject faults into other C/I channels and observe test vector performance;
- 6. to fault the PROM bits of the C/I microsequencer to determine performance against these faults;
- 7. to build a gate level model of the PAL device that more accurately models the failure modes in gate arrays, to run self tests, and to compare results to the less sophisticated fault model;
- 8. to inject some double faults to determine the probability of a double fault leading to system failure.

These possible extensions of the original experiment would benefit from the fact that a C/I model has been created and validated.

6. References

- 1. J. Lala, Advanced Information Processing System (AIPS) System Specification, The Charles Stark Draper Laboratories, Cambridge, MA (May 29, 1984).
- 2. G. Hughes, FTP Parallel Data Communicator and Interstage, The Charles Stark Draper Laboratories, Cambridge, MA (November 26, 1984).
- 3. G. Hughes, Data Communicator Schematic Number FTP023, FTP024, The Charles Stark Draper Laboratories, Cambridge, MA (May 29, 1985).
- 4. B. Becker, *Diagnostic Emulator User's Manual*, NASA-Langley Research Center CR178391 (December 1987).
- 5. G. Migneault, The Diagnostic Emulation Technique in the AIRLAB, NASA TM 4027, NASA-Langley Research Center (1938).
- 6. G. Troxel, Communicator Self Test Software, The Charles Stark Draper Laboratories, Cambridge, MA (September 17, 1985).
- 7. G. Troxel, Fault Detection, Isolation and Reconfiguration Software, The Charles Stark Draper Laboratories, Cambridge, MA (September 24, 1985).
- 8. J. Abraham and W. Fuchs, "Fault and Error Models for VLSI," *Proceedings of the IEEE* 74, no. 5(May 1986).
- 9. F. Somenzi and S. Gai, "Fault Detection in Programmable Logic Arrays," Proceedings of the IEEE 74, no. 5(May 1986).

APPENDIX A Listing of the Diagnostic Tests

Presence Test Program

RSTR A A A A RSTR B B B B RSTR C C C C RSTR D D D D RSTR 0 0 0 0 WMSK M31 M31 M31 M31 VECB WXMR A A A A A O DO DO DO RDRR VECE RSTR A A A A VECB WXMR A A A A A A D1 D1 D1 RDRR VECE RSTR A A A A VECB WXMR B B B B D1 B0 D1 D1 RDRR VECE RSTR B B B B VECB WXMR B B B B DO B1 D0 D0 RDRR VECE RSTR B B B B VECB WXMR C C C C D0 D0 C0 D0 RDRR VECE RSTR C C C C VECB WXMR C C C C D1 D1 C1 D1 RDRR VECE RSTR C C C C VECB WXMR D D D D D1 D1 D1 D2 RDRR VECE RSTR D D D D VECB WXMR D D D D D0 D0 D3 RDRR VECE RSTR D D D D VECB WXMR O O O O AO AO AO AO RDRR VECE RSTR O O O O VECB WXMR O O O O Al Al Al Al RDRR VECE RSTR O O O O

Current Status Update Test Program

WMSK M15 M15 M15 M15 RSTR O O O O VECB WXMR O O O O AO Al Al Al WXMR O O O O Al Al Al Al VECE RSTR O O O O VECB WXMR O O O O Al AO AO AO WXMR O O O O AO Al Al Al VECE RSTR O O O O VECB WXMR O O O O B1 B0 B1 B1 WXMR O O O O B1 B1 B1 B1 VECE RSTR O O O O VECB WXMR O O O O BO B1 B0 B0 WXMR O O O O B1 B0 B1 B1 VECE RSTR O O O O VECB WXMR O O O O CI CI CO CI WXMR O O O O C1 C1 C1 C1 VECE RSTR O O O O VECB WXMR O O O O CO CO C1 CO WXMR O O O O C1 C1 C0 C1 VECE RSTR O O O O VECB WXMR O O O O D1 D1 D1 D0 WXMR O O O O D1 D1 D1 D1 VECE RSTR O O O O VECB WXMR O O O O DO DO D1 WXMR O O O O DI DI DI DO VECE RSTR O O O O VECB WXMR O O O O Al Al Cl Cl WXMR O O O O D1 D1 D1 D1 VECE RSTR O O O O VECB WXMR O O O O BO BO DO DO WXMR O O O O CO CO AO AO VECE RSTR O O O O

RSTR A A A A RSTR B B B B RSTR C C C C RSTR D D D D RSTR O O O O VECB WRCV D0 D0 D0 D0 VECE RDRR VECB WRCV D2 D2 D2 D2 VECE RDRR VECB WRCV D3 D3 D3 D3 VECE RDRR WMSK MO MO MO MO VECB WXMR A A A A D2 D0 D0 D0 RDRR VECE RSTR A A A A VECB WXMR A A A A D3 D0 D0 D0 RDRR VECE RSTR A A A A VECB WXMR B B B B D0 D2 D0 D0 RDRR VECE RSTR B B B B VECB WXMR B B B B D0 D3 D0 D0 RDRR VECE RSTR B B B B VECB WXMR C C C C D0 D0 D2 D0 RDRR VECE RSTR C C C C VECB WXMR C C C C D0 D0 D3 D0 RDRR VECE RSTR C C C C VECB WXMR D D D D D0 D0 D0 D2 RDRR VECE RSTR D D D D VECB WXMR D D D D D0 D0 D3 RDRR VECE RSTR D D D D VECB WXMR O O O O AO BO CO D8 RDRR RSTR 0 0 0 0 VECE RSTR O O O O WMSK M1 M1 M1 M1 VECB WXMR O O O O Al Bl Cl D9 RDRR VECE RSTR O O O O WMSK M2 M2 M2 M2 VECB WXMR O O O O Al Bl Cl D9 RDRR VECE RSTR O O O O WMSK M4 M4 M4 M4 VECB WXMR O O O O Al Bl Cl D9 RDRR VECE RSTR O O O O WMSK M8 M8 M8 M8 VECB WXMR O O O O Al Bl Cl D9 RDRR VECE RSTR 0 0 0 0

Mask Transform Quad Test Program

.

RSTR A A A A RSTR B B B B RSTR C C C C RSTR D D D D WMSK M31 M31 M31 M31 VECB WXMR A B B A AO BO DO DO RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 C0 D8 RDRR VECE RSTR D C C D VECB WXMR A A C C A1 D0 C1 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B AO B1 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 B1 D0 D9 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 C1 D9 RDRR VECE RSTR C D C D WMSK M15 M15 M15 M15 VECB WXMR A B B A B1 C1 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 D9 A1 RDRR VECE RSTR D C C D VECB WXMR A A C C B0 D0 D8 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B B1 C0 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 C0 D0 D8 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 D8 A1 RDRR VECE RSTR C D C D

Mask Transform XAXB Test Program

RSTR A A A A RSTR B B B B RSTR C C C C RSTR D D D D WMSK M30 M30 M30 M30 VECB WXMR A B B A D2 B2 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 C2 D5 RDRR VECE RSTR D C C D VECB WXMR A A C C D3 D0 C3 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B D2 B3 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 B3 D0 D6 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 C3 D6 RDRR VECE RSTR C D C D WMSK M14 M14 M14 M14 VECB WXMR A B B A B3 C2 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 D6 D2 RDRR VECE RSTR D C C D VECB WXMR A A C C B2 D0 D5 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B B3 C2 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D DO C2 D0 D5 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 D5 D3 RDRR VECE RSTR C D C D WMSK M29 M29 M29 M29 VECB WXMR A B B A C2 D5 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 D2 B2 RDRR VECE RSTR D C C D VECB WXMR A A C C C3 D0 D6 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B C2 B3 D0 D0 RDRR VECE RSTR A B A B

VECB WXMR B B D D D0 D3 D0 C3 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 D5 C2 RDRR VECE RSTR C D C D WMSK M13 M13 M13 M13 VECE WXMR A B B A DO D1 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D DO DO AO B2 RDRR VECE RSTR D C C D VECB WXMR A A C C C2 D0 B1 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B A1 C3 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 D5 D0 B1 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 C3 B3 RDRR VECE RSTR C D C D

Mask Transform XCXD Test Program

RSTR A A A A RSTR B B B B RSTR C C C C RSTR D D D D WMSK M27 M27 M27 M27 VECB WXMR A B B A D2 B2 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 C2 D5 RDRR VECE RSTR D C C D VECB WXMR A A C C D3 D0 C3 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B D2 B3 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 B3 D0 D6 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 C3 D6 RDRR VECE RSTR C D C D WMSK M11 M11 M11 M11 VECB WXMR A B B A B3 C2 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 D6 D2 RDRR VECE RSTR D C C D VECB WXMR A A C C B2 D0 D5 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B B3 C2 D0 D0 RDRR VECE RSTR A B A B VECB WXMR B B D D D0 C2 D0 D5 RDRR VECE RSTR B B D D VECB WXMR C D C D D0 D0 D5 D3 RDRR VECE RSTR C D C D WMSK M23 M23 M23 M23 VECB WXMR A B B A C2 D5 D0 D0 RDRR VECE RSTR A B B A VECB WXMR D C C D D0 D0 D2 B2 RDRR VECE RSTR D C C D VECB WXMR A A C C C3 D0 D6 D0 RDRR VECE RSTR A A C C VECB WXMR A B A B C2 B3 D0 D0 RDRR VECE RSTR A B A B

	WXMR	В	В	D	D	D0	D3	D0	C3
RDRR VECE	RSTR	В	В	D	D		-	-	~~~
VECB RDRR	WXMR	С	D	С	D	DO	DO	D2	C2
VECE	RSTR								
WMSK	M7 M								
VECB	WXMR	Α	В	в	Α	D0	D1	D0	D0
RDRR									
VECE	RSTR								
VECB	WXMR	D	С	С	D	D0	D0	A0	B2
RDRR									
VECE	RSTR	D	С	С	D				
	WXMR	Α	Α	С	С	C2	D0	B1	D0
RDRR									
VECE	RSTR	A	Ā	Ç	Ç				
	WXMR	Α	В	Α	В	AI	C3	DO	DO
RDRR									
VECE	RSTR								_
VECB	WXMR	в	в	D	D	D0	D5	D0	B1
RDRR									
VECE	RSTR	В	В	D	D				
VECB	WXMR	С	D	С	D	D0	D0	C3	B 3
RDRR									
VECE	RSTR	С	D	С	D				

Voter Test Quad1 Program

WMSK M15 M15 M15 M15 RSTR O O O O LOOP O 1 1 O 3 1 O 3 1 O 3 1 VECB WXMR O O O O T4 T4 T4 T4 RDRR VECE RSTR O O O O END

Voter Test Quad2 Program

WMSK M15 M15 M15 M15 RSTR O O O O LOOP 2 3 1 0 3 1 0 3 1 0 3 1 VECB WXMR O O O O T5 T5 T5 T5 RDRR VECE RSTR O O O O END

. •

Voter Test B01 3XA Program

RSTR 0 0 0 0 WMSK M14 M14 M14 M14 LOOP 0 0 0 0 1 1 0 3 1 0 3 1 VECB WXMR 0 0 0 0 D0 T4 T4 T4 RDRR VECE RSTR 0 0 0 0 END LOOP 0 0 0 2 3 1 0 3 1 0 3 1 VECB WXMR 0 0 0 0 D0 T5 T5 T5 RDRR VECE RSTR 0 0 0 0 END Voter Test B01 3XB Program

RSTR 0 0 0 0 WMSK M13 M13 M13 M13 LOOP 0 1 1 0 0 0 0 3 1 0 3 1 VECB WXMR 0 0 0 0 T4 D0 T4 T4 RDRR VECE RSTR 0 0 0 0 0 END LOOP 2 3 1 0 0 0 0 3 1 0 3 1 VECB WXMR 0 0 0 0 T5 D0 T5 T5 RDRR VECE RSTR 0 0 0 0 END

Voter Test B01 3XC Program

RSTR 0000 WMSK M11 M11 M11 LOOP 011031000031 VECB WXMR 0000T4 T4 D0 T4 RDRR VECE RSTR 0000 END LOOP 231031000031 VECB WXMR 0000T5 T5 D0 T5 RDRR VECE RSTR 0000 END

Voter Test B01 3XD Program

RSTR 0 0 0 0 WMSK M7 M7 M7 M7 LOOP 0 1 1 0 3 1 0 3 1 0 0 0 VECB WXMR 0 0 0 0 T4 T4 T4 D0 RDRR VECE RSTR 0 0 0 0 END LOOP 2 3 1 0 3 1 0 3 1 0 0 0 VECB WXMR 0 0 0 0 T5 T5 T5 D0 RDRR VECE RSTR 0 0 0 0 END APPENDIX B Diagnostic Emulation Outputs for Non-faulted C/I

Presence Test

PRESEN		C	SOOD CIF	CUIT
0	12	0	0	0
0	100	0	0	0
0	244	0	0	. 0
0	388	0	0	0
0	532	0	. 0	0
0	676	0	0	0
0	802	0	0	0
0	910	0	0	0
15744	1414 1574	14	15744	15744
0	1540	0	. 0	0
0	1666	0	0	0
162033	2170 1620:	33	162033	162033
0	2296	0	. 0	0
0	2422	0	Q	0
143071	2926	71	1430 71	143071
0	3052	0	Ó	0
0	3178	0	0	0.
34706	3682	96	34706	34706
. 0	3808 3934	0	0	0
0	4438	0	0	0
130516	1305 4564	16	130516	130516
0	4690	0	0	0
0	5194	0	0	0
47271	472 [°] 5320	71	47271	47271
0	5446	0	0	0
0	5950	0	0	0
1251 2 5	1251. 6076	25	1251 25	125125
0	6202	0	0	0

0	0	0	0
526 52	6706 52652	526 52	52652
0	6832 0 6958	0	0
0	0 7462	0	0
15744	15744 7588	15744	15744
0	0 7714	0	0
0	0 8218	0	0
16203 3	162033 8344	162033	162033
0	0	0	0

Current Status Update Test

CSTUPD			CIRCUIT		
0	12	0	0	0	
0	82	0	0	0	5968 4 4 4 4
0	208 334	0	0	0	6094 0 0 0 0 6598
0	838	0	0	0	0 0 0 0 7120
0	1360	0	0	0	4 4 4 4 7246
1	1486	1	1	1	0 0 0 0 7750
0	1990	0	0	0	0 0 0 0 8272
0	2512	0	0	0	10 10 10 10 8398
1	2638	1	1	1	0 0 0 0 8902
0	3142	0	0	0	0 0 0 0 9424
0	3664	0	0	0	10 10 10 10 9550
2	3790	2	2	2	0 0 0 0 10054
0	4294	0	0	0	0 0 0 0 10576
0	4816	0	0	0	37 37 37 37 10702
2	4942	2	2	2	0 0 0 0 11206
0		0	0	0	0 0 0 0 11728
					37 37 37 37 37

BASIC	GOOD 12	CIRCUIT		
0	0	0	0	
0	100 0	0	0	
-	244	0	0	
0	0 388	-		
0	0 532	0	0	
0	0	0	0	
0	676 0	0	0	
0	802 0	0	0	
-	910		0	
0	0 1018	0		
0	0 1126	0	0	
125125	125125	125125	125125	
0	1234 0	0	0	
52652	1342 52652	5265 2	52652	
	1450	0	0	
0	0 1558	-		
0	0 2062	0	0	
125125	125125 2188	125125	125125	
0	2100 0	0	0	
0	2314 0	0	0	
-	2818	52652	52652	
52652	52652 2944			
0	0 30 7 0	0	0	
0	0	0	0	
125125	3574 125125	125125	125125	
0	3700 0	0	0	
	3826	-	0	
0	0 4330	0	_	
52652	52652 4456	52652	52652	
0	0	0	0	
0	4582 0	0	0	
125125	5086 125125	125125	125125	
	5212			
0	0 5338	0	0	

0	5842	0	0	0
52652	526 5968	52	52652	52652
0		0	0	0
0	6094	0	0	0
125125	6598 1251 6724	25	125125	125125
0		0	0	0
0	6850	0	0	0
52652	7354 5269 7480	52	52652	52652
0		0	0	0
0	7606	0	0	0
15744	8110 1430	71	130516	66223
16	-	٤5	13	7
0	8380	0	0	0
0	8506	0	0	0
0	8614	0	0	0
162033	9118 16203	33	162033	162033
16	9244	16	16	162000
	9370			
0	9478	0	0	0
0	9982 [.]	0	0	0
34706 1	3470 0108	6	34706	34706
15	1 0234	.5	15	15
· 0	0342	0	0	0
0		0	0	0
47271	0846 4727 0972	1	47271	4727 1
13	1	3	13	13
0	1098	0	0	0
0	1206	0	0	0
	1710 11155	4	111554	111554
	1836	7	7	7

,

.

MSKTRNG		GOOD	CIRC	CUIT
0		0	0	0
0	100	0	0	0
0	244	0	0	0
0	388	0	0	0
-	532	_	· O	0
0	658	0		-
0	766	0	0	0
0	1270	0	0	0
143071	1574 1396	4 15	5744	143071
11		6	6	11
0		0	0	0
130516	2026 6622	3 66	223	130516
11	2152	6	6	11
0	2278	0	0	0
47271	2782 4727	1 162	033	162033
3	2908	3	14	14
	3034	_		
0	3538	0	0	0
34706	1574 3664	4 34	206	15744
5	1 3790	2	5	12
0	4294	0	0	0
111554	11155- 4420	4 34	706	34706
3		3	14	14
0		0	0	0
111554	5050 4727	1 111	554	47271
5	5176 1	2	5	12
0	5302	0	0	0
0	5410	0	0	0
	5914	-		77777
77777	7777		777	
37	3 6166	7	37	37

0	0	0	0
173577	6670 173577 6 7 96	173577	173577
37	37 6922	37	37
0	0 7426	0	0
167273		167273	167273
37	37 7678	37	37
0	0 8182	. 0	0
134716	134716 8308	134716	134716
37	37 8434	37	37
0	0 8938	0	0
176737		176737	176737
37	37 9190	37	37
0	0 9694	0	0
166233		166233	166233
37	37	37	37

Mask Transform XAXB Test

MSKTRNXAXB 12			GOOD	CIRCUIT
0		0	0	0
0		0	0	0
0	244	0	0	0
0	388	0	0	0
0	532	0	0	0
0	658	0	0	0
0	766	0	0	0
146063	1270	53	146063	146063
11		.1	11	11
0	1522	0	0	0
34307	2026 3430)7	34307	34307
11		.1	11	11
0	2278	0	0	0
143470	2782 14347	0	143470	143470
3	2908	3	З,	3
0	3034	0	0	0
31714	3538 3171	4	31714	31714
5	3664	5	5	5
0	3790	0	0	0
107760	4294	0	107760	107760
3	4420	3	3	3
0	4546	0	0	0
107760	5050 10776	0	107760	107760
5		5	5	5
0		0	0	0
0		0	0	0
3 4307	5914 3430	7	34307	34307
11	6040 1	1	11	11
	6166			

0	0	0	0
107760	6670 107760	107760	107760
11	6796 11	11	11
0	6922 0	0	- 0
70017	7426 70017	70017	70017
3	7552	3	3
0	7678	· 0	0
34307	8182 34307	34307	34307
5	8308 5	5	5
0	8434 0	0	0
7001 7	8938 70017	70017	70017
3	9064	3	3
0	9190 0	0	0
52652	9694 52652	52652	52652
5	9820 5	5	5
0	9946 0	0	0
0	L0054 0	0	0
34307	L0558 34307	34307	34307
6	L0684 6	6	6
0	L0810 0	0	0
146063	146063	146063	146063
6	L1440 6 L1566	6	6
0	0	0	0
107760		107760	107760
3	3	3	3
0	0	0	0
34307	2826 34307	34307	34307
12	2952 12 3078	12	12
0	.3078 0 .3582	0	0
143470		143470	143470
1			

-92-

3	З	3	3
13834 0	0	0	0
14338 70017 7001	L 7	70017	70017
14464 12]	2	12	12
14590 0	0	0	0
14698 0	0	0	0
15202 0	0	Ō	0
15328 6	6	6	6
15454 0	0	0	0
15958 146063 14606	•	•	•
16084 6	6	140005	6
16210	-	-	0 -
0 16714	0	0	•
34706 3470 16840		34706	34706
3 16966	3	3	3

	0	0	0	0
		470		
162			162033	162033
	17:	596		
	12	12	12	12
	17	722	_	
	0	0	0	0
		226		
- 34		34706	34706	34706
	18	352	-	-
	3	3	3	3
		478	•	•
	0	0	0	0
		982		1 4 3 4 7 0
143			143470	143470
	19	108		1 7
	12	12	12	12

-93-

(-2

Mask Transform XCXD Test

MSKTRNXCXD 12		GOOD	GOOD CIRCUIT	
0	()	0 0	
0	100)	0 0	
0	244)	0 0	
-	388	_		
0	532		0 0	
0	658)	0 0	
0	() (0 0	
0	766) (0 0	
125125	1270 12512	5 12512	5 125125	
	1396	_	5 6	
6	1522			
0	2026) (0 0	
70017	70017	7001	7 70017	
6	e	5 (6 6	
0	2278 () (0 0	
52652	2782 52652	5265	2 52652	
	2908			
14	14 3034		_	
0	3538) (0 0	
31714	31714 3664	31714	4 31714	
5	e	5 9	55	
0	3790 () (0 0	
31714	4294 31714	31714	4 31714	
	4420			
14	14 4546			
0	5050) (0	
107 7 60	107760	107760	0 107760	
5	5176	; !	5 5	
0	5302) (0 0	
0	5410		0 0	
	5914		-	
31714	31714 6040			
6	6166	, (5 6	

	0		0	0	0
12512	5	6670 1251	25	125125	125125
-	6	6796	6	6	6
	0	6922	0	0	0
14606	3	7426 1460	63	146063	146063
1	4	7552	14	. 14	14
	0	7678	0	0	0
3430	7	8182 343	07	34307	34307
	5	8308	5	5	5
	0	8434	0	0	0
3430	7	8938 343	07	34307	34307
1	4	9064	14	14	14
	0	9190	0	0	0
5265	•	9694 526	-	526 52	52652
0200	5	9820	5	5	5
		9946		-	
	0 1	0054	0	0	0
	0	0558	0	0	0
7001	7	700 0684	17	70017	70017
1	1		11	11	11
	0		0	0	0
12512	5	1314	25	12 5125	125125
1	1		11	11	11
	0	1566	0	0	0
14347	0		70	143470	143470
1		2196	14	14	14
	1 0	2 322	0	0	0
3430		2826 343	07	34307	34307
		2952	12	12	12
_		3078	0	0	0
	1	3582 526	-	526 52	_
-94-		3708		52034	52552

14 14	14	14
13834 0 0	0	0
	70017	70017
14464 12 12	12	12
14590 0 0	0	0
14698 0 0	0	0
15202 177777 177777	177777	177777
15328 11 11	11	11
15454 0 0	0	0
15958 15744 15744	15744	15744
16084 11 11	11	11
16210 0 0	0	0
16714 34307 34307	34307	34307
16840 14 14	14	14
16966 0 0	0	0
174 7 0	Ŭ	Ŭ

162033	162033	162033	162033
]	17596		
12	12	12	12
	17722	•	•
0	0	0	0
-	18226		
	70017	70017	70017
	18352	1 4	1.4
14	14	14	14
	18478	0	0
0	0 18982	U	U
	143470	143470	143470
	19108	143470	110110
12	12	12	12
14	2.2	14	

•

VB01QU		GOOD	CIRCUIT
0	12	0	0
0	82	0	0
0	208	0	0
0	334 0	0	0
100000	838 100000	1000Ö0	100000
. 0	964 0	0	0
0	1090 0	0	0
100000	1594 100000	100000	100000
10	1720 10	10	10
0	1846 0	0	0
100000	2350 100000	100000	100000
10	2476 10	10	10
0	2602 0	0	0
100000	3106 100000 3232	100000	100000
10	10	10	10
0	3358	0	0
100000	3862 100000 3988	100000	100000
4	4	4	4
0	ρ 4618	0	0
100001	100001 4744	100001	100001
23	23 4870	23	23
0	0 5374	0	0
100000	100000 5500	100000	100000
14	14 5626	14	14
0	0 6130	0	0
100001	100001 6256	100001	100001
33	33 6382	33	33
0	6382 6886	0	0

100000		100000	100000
4	7012 4	4	4
0	7138 0	0	0
100000	7642 100000	100000	100000
100000	7768		
	14 7894	14	14
0	8398 0	0	0
100002	100002 8524	100002	100002
23	23 8650	23	23
0	0 9154	0	0
100002		100002	100002
33	33	33	33
0	9406	0	0
100000	9910 100000	100000	100000
4	L0036	4	4
0	L0162 0	0	0
	10666 100001	100001	100001
1 27	L0792 27	27	27
1 0	L0918 0	0	0
100002	1422 100002	100002	100002
1 27	1548	27	27
	1674 0	0	0
·J	2178	•	
1	2304	100003	
23 1	23 .2430	23	23
0	.2934 0	0	0
100000	100000	100000	100000
2	2 3186	2	2
0	0 .3690	0	0
100001	100001	100001	100001
25	.3816	25	25
0	.3942 0	0'	0
1	4446		

100001 100001	100001	100001
18352 11 11	11	11
18478 0 0 18982	_ 0	0
100000 100000 19108	100000	100000
6 6 19234	6	6
0 0 19738	0	0
100001 100001 19864	100001	100001
25 25 19990	25	25
0 0 20494	0	0
100002 100002 20620	100002	100002
23 23 20746	23	23
0 0 21250	0	0
100003 100003 21376	100003	100003
27 27 21502	27	27
0 0 22006	0	0

100000 100000	100000	100000
14572 12 12 14608	12	12
14698 0 0	0	0
15202 100001 100001 15328	100001	100001
35 35 15454	35	35
0 0 15958	0	0
	100001	100001
31 31 16210	31	31
0 0 0 16714	0	0
100001 100001 16840	100001	100001
1 1 16966	1	1
0 0 17470	0	0
100001 100001. 17596	100001	100001
31 31 17722	31	31
0 0 18226	0	0

100002	1000 29692		100002	100002
25		25	25	25
0	29818	0	0	0
		03	100003	100003
27	30448	27	27	27
0	30574	0	0	0
	31078 1000		100002	100002
31	31204	31	31	31
0	31330	0	0	0
	31834 1000		100002	100002
	31960		31	31
0	32086	0	0	0
	32590 1000		100002	-
	32716	1	1	1
_	32842	0	0	0
	33346	•	100002	
	33472	11	11	11
	33598	0	0	0
	34102	•	100002	-
	34228			
3	34354	35	35	35
	4858	0	0	0
3	1000 4984		100003	100003
33	5110	33	33	33
	5614	0	0	0
100002 3	10000 5740)2	100002	100002
5 3	5866	5	5	5
0 3	6370	0	0	0
100003	10000 6496)3	100003	100003
23		23	23	23
Ó	7126	0	0	0
5	, 140			

100001 100001	100001	100001
22132 35 35	35	35
22258 0 0	0	0
22762 100001 100001	100001	100001
22888 5 5	5	5
23014 0 0	0	0
23518 100003 100003	-	•
23644	33	33
33 33 23770		
0 0 24274	0	0
24400	100003	
23 23 24526	23	23
0000 25030	0	0
100000 100000 25156	100000	100000
2 2 25 282	2	2
0 0 25786	0	0
100000 100000 25912	100000	100000
12 12 26038	12	12
0 0 26542	0	0
	100002	100002
25 25 26794	25	25
0 0 27298	0	0
	100002	100002
35 35	35	35
27550 0 0	0	0
28054 100000 100000	100000	100000
28180 6 6	6	6
28306 0 0	0	0
28810 100001 100001	100001	100001
28 936 23 23	23	23
29062 0 0	0	0
29566		

29566

-98-

100002 100002	100002	100002
44812 3 3	3	3
44938 0 0	0	0
45442 100003 100003	100003	100003
45568	25	
25 25 45694		25
0 0 46198	0	0
100003 100003 46324	100003	100003
31 31 46450	31	31
0 0	0	0
46954 100003 100003	100003	100003
47080 31 31	31	31
47206 0 0	0	0
47710 100003 100003	100003	100003
47836 31 31	31	31
47962 0 0	0	0
48466	•	•
100003 100003 48592		
1 1 48718	1	1
0 0 49222	0	0
100000 100000 49348	100000	100000
1 1 49474	1	1
0 0	0	0
49978 100001_100001	100001	100001
50104 26 26	26	26
50230 0 0	0	0
50734 100000 100000	100000	100000
50860 11 11	11	11
50986		0
0 0 51490	0	-
51616	100001	
36 36 51742	36	36
0 0 52246	0	0

100002 100002	100002	100002
75052 25 25	25	25
75178 0 0	0	0
75682 100003 100003	100003	100003
75808 27 2 7	27	27
75934 0 0	0	0
76438 100001 100001	1000 0 1	100001
76564 32 32	32	32
76690 0 0	0	0
77194 100001 100001	100001	100001
77320	2	2
77446	0	0
77950 100003 100003	•	-
78076 37 37	37	37
78202 0 0	0	0
78706	•	•
100003 100003 78832		
27 27 78958	27	27
0 0	0	0
	100002	100002
79588 31 31	31	31
79714 0 0	0	0
80218 100003 100003	100003	100003
80344 37 — 37	37	37
80 47 0 0 0	0	0
80974 100002 100002	100002	100002
81100 1 1	1	1
81226 0 0	0	- 0
81730	v 100003	-
81856		27
27 27 81982	27	_
0 0 82486	0	0

100003 1	00003	100003	100003
35	172 35	35	35
90) 0	298 0	0	0
. 908 100003 10	302	100003	100003
	928		
910	25)54	25	25
	558 558	0	0
)0003 584	100003	100003
35 918	35	35	35
0	0	Q	0
923 100003_10	0003	100003	100003
924 35	140 35	35	35
925 0	566 0	0	0
930 100003 10		100003	100003
931 35		35	35
933	322		
0 938		0	0
939		100003	100003
5 940	5 178	5	5
0 945	0	0	0
100003 10	0003	100003	100003
947 31	31	31	31
948 0	0 0	0	0
953 100003 10	38 0003	100003	100003
954 31		31	31
955	90		
0 960		0	0
100003 10 962		100003	100003
· 11 963	11 46	11	11
0 968	0	0	0
100003 10	0003	100003	100003
969 1	76 1	1	1

100003 100003	100003	100003
82612 33 33	33	33
82738 0 0	0	0
83242 100003 100003	100003	100003
83368 33 33	33	33
83494 0 0	0	0
83998	100003	100003
84124 33 33	33	33
84250 0 0	0	0
84754 100003 100003	•	-
84880 3 3	3	3
85006 0 0	0	0
85510 100001 100001	•	100001
85636 36 36	36	36
ິ85762ິ 0 0	0	0
86266 100001 100001	100001	-
86392 6 6	6	6
86518 0 0	0	0
87022	100003	·
87148 35 35	35	35
87274 0 0	0	0
87778 100003 100003	-	•
87904 25 25	25	25
88030	2.5	
0 0 88534	-	0
100001 100001 88660	100001	
12 12 88786	12	12
0 0 89290	0	0
89416	100001	-
2 2 89542	2	2
0 0 90046	0	0

-102-

Voter Test Quad2

VB01QUA	D2	GOOD CI	RCUIT	1025 1025 1025 7012	1025
0	12 0	0	0	32 32 32 7138	32
0	82 0	0	0	0 0 0 7642	0
0	208 0	0	0	1025 1025 1025 7768	1025
0	334 0	0	0	32 32 32 7894	32
25	838 25	25	25	0 0 0 8398	0
1	964 1	1	1	1025 1025 1025 8524	1025
0	1090 0	0	0	2 2 2 8650	2
25	1594 25	25	25	0 0 0 9154	0
11	1720	11	11	1025 1025 1025 9280	1025
0		0	0	12 12 12 9406	12
1025	2350 1025	1025	1025	0 0 0 9910	0
26	2476 26	26	26	1025 1025 1025 10036	1025
0	2602 0	0	0	36 36 36 10162	36
1025	3106 1025	1025	1025	0 0 0 10666	0
36	3232 36	36	. 36	1425 1425 1425 10792	1425
0	3358 0	0	0	33 33 33 10918	33
25	3862 25 3988	25	25	0 0 0 11422	0
5	.5 4114	5	5	1025 1025 1025 11548	1025
0	4114 0 4618	0	0	6 6 6 11674	6
425	425 4744	425	425	0 0 0 12178	0
23	23 4870	23	23	1425 1425 1425 12304	1425
	4070 0 5374	0	0	23 23 23 12430	23
1025	1025 5500	1025	1025	0 0 0 12934	0
26	26 56 2 6	26	26	25 25 25 13060	25
0	0 6130	0	0	3 3 3 13186	3
1425	1425 6256	1425	1425	0 0 0 13690	0
27	6382	27	27	425 425 425 13816	425
0	0	0	0	25 25 25 13942	25
	6886			0 0 0 14446	0
				11110	

1025 1		1025	1025	1425 1425		1425
1457 26	26	26	26	18352 27 27	27	27
1469 0	98 0	0	0	18478 0 0	0	0
1520 1425 1		1425	1425	18982 1025 1025	1025	1025
1532 27	28		27	19108 32 32	32	32
1545 0	54 0	· 0	0	19234 0 0	0	0
1595 425	58 425	425	425	19738 1425 1425	1425	1425
1608 31	31	31	31	19864 37 37	37	37
1621 0	0	0	0		0	0
1671 425	.4 425	425	425	20494 1025 1025	1025	1025
1684 1	10 1	1	1	20620 2 2 2	2	2
1696 0	0	0	0	20746 00	0	0
1747 1425 1	425	1425	1425	21250 1425 1425	1425	1425
1759 37	37	37	37	21376 27 27	27	27
1772 0	0	0	0	21502 0 0	0	0
1822	26			22006		

1425 1425	1425	1425	1025 1025 29692	1025	1025
	33	33	4 4 29818	4	4
22258 0 0	0	0	0 0	0	_ 0
22762 1425 1425	1425	1425	30322 1425 1425	1425	1425
22888 33 33	33	33	30448 27 27	27	27
23014 0 0	0	0	30574 0 0	0	0
23518	•	1425	31078 1025 1025	1025	1025
1425 1425 23644			31204 10 10	10	10
33 33 23770	33	33	31330		
0 0 24274	0	0	0 0 31834	0	0
1425 1425 24400	1425	1425	1025 1025 31960	1025	1025
3 3	3	3	10 10 32086	10	10
24526 0 0	0	0	0 0 32590	0	0
25030 1025 1025	1025	1025	32390 1025 1025 32716	1025	1025
25156 34 34	34	34	0 0 32842	0	0
25282 0 0	0	0	0 0	0	0
25786 1025 1025	1025	1025	33346 1025 1025	1025	1025
25912 34 34	34	34	33472 10 10	10	10
26038 0 0	0	0	33598 0 0	0	0
26542 1025 1025		1025	34102 1025 1025	1025	1025
26668	4	4	34228 14 14	14	14
4 4 26794				0	0
0 0 27298	0	0	34858	-	-
1025 1025 27424		1025	1425 1425 34984	1425	
14 14 27550	14	14	33 33 35110	33	33
0 0 28054	0	0	0 0 35614	0	0
1025 1025	1025	1025	1025 1025 35740	1025	1025
28180 34 34	34	34	4 4 35866	4	4
28306 0 0	0	0	0 0	0	0
28810 1425 1425	1425	1425	36370 1425 1425 36496	1425	1425
28936 37 37	37	37	23 23 36622	23	23
29062 0 0	0	0	0 0	0	0
29566			37126		

-105-

1025 1025	1025	1025	
37252			
36 36 37378	36	36	
0 0 37882	0	0	
1425 1425	1425	1425	
38008 35 35	35	35	
38134 0 0	. 0	0	
38638		-	
1025 1025 38764			
6 6 38890	6	6	
0 0	0	0	
39394 1425 1425	1425	1425	
39520 25 25	25	25	
39646			
0 0 40150	0	0	
1425 1425 40276	1425	1425	
3 5 35	35	35	
40402 0 0	0	0	
40906 1425 1425	1425	1425	
41032 35 35	35	35	
41 158 0 0	0	0	
41662 1425 1425	_	-	
41788			
35 35 41914	35	35	
0 0 42418	0	0	
1425 1425 42544	1425	1425	
55	5	5	
42670 0 0	0	0	
43174 1025 1025	1025	1025	
43300 12 12	12	12	
43426 0 0	0	0	
43930	1425	1425	
1425 1425 44056			
35 35 44182	35	35	
0 0 44686	0	0	
UOUFI			

1025 1025	1025	1025
44812 2 2	2	2
44938 0 0	0	0
45442 1425 1425	1425	1425
45568 25 25	25	25
45694 0 0	. 0	0
46198 1425 1425	1425	1425
46324		
31 31 46450	31	31
0 0 46954	0	0
1425 1425 47080	1425	1425
11 11 47206	11	11
0 0 47710	0	0
1425 1425 47836	1425	1425
31 31	31	31
~ ~	· 0	0
48466 1425 1425	1425	1425
48592 1 1	1	1
48718 0 0	0	0
49222 25 25	25	25
49348 1 1	1	1
49474	_	0
49978	0	-
425 425 50104	425	425
27 27 50230	27	27
0 0 50734	0	0
1025 1025 50860	1025	1025
27 27	27	27
50986 00	0	0
51490 1425 1425	1425	1425
51616 26 26	26	26
51742 0 0	0	0
52246 ٽ	. •	v

425 425	425	425	1425 1425 59932	1425	1425
52372 33 33	33	33	32 32	32	32
52498 0 0	0	0	60058 0 0 60562	0	0
53002 425 425	425	425	60562 1425 1425 60688	1425	1425
53128 3 3	3	3	2 2 60814	2	2
53254 00	. 0	0	0 0 61318 425 425	0	0
	1425	1425	1-0 1-0	425	425
53884 36 36	36	36	61444 3535	35	35
54010 0 0	0	0	61570 00	0	0
	1425	1425	62074 425 425	425	425
54640 26 26	26	26	62200 5 5	5	5
54766 0 0	0	0	62326 0 0	0	0
55270 1025 1025	1025	1025	62830 1425 1425	1425	1425
55396 33 33	33	33	62956 36 36	36	36
55522 00	0	0	63082 0 0	0	0
	1425	1425		1425	1425
56152 3636	36	36	63712 26 26	26	26
56278 00	0	0	63838 0 0 64342	. 0	0
56782 1025 1025	1025	1025	425 425	425	425
56908 3 3	3	3	64468 11 11	11	11
57034 0 0 57538	ο	0	64594 0 0 65008	0	0
57538 1425 1425 57664	1425	1425	65098 425 425 65224	425	425
26 26 57790	26	26	1 1 65350	1	1
0 0	0	0	0 0 65854	0	0
58 294 1425 1425 58420	1425	1425	65854 1425 1425 65980	1425	1425
32 32	32	32	36 36 66106	36	36
58546 0 0	0	0.	0 0	. 0	0
59050 1425 1425	1425	1425	66610 1425 1425	1425	1425
59176 32 32	32	32	66736 26 26	26	26
59302 0 0 59806	0	0	66862 0 0 67366	0	0
53000			01200		

				1025 1025	1025	1025
1425	1425 7492		1425	75052		
36	36	36	36	5 5 75178	5	5
0	7618 0	0	0	0 0 75682	0	0
	8122 1425	1425	1425	1425 1425	1425	1425
6	8248 36	36	36	75808 26 26	26	26
6	8374			75934	0	0
0	0 8878	. 0	0	76438		1425
1425	1425	1425	1425	1425 1425 76564	1425	
36	9004 36	36	36	36 36 76690	36	36
6	9130 0	0	0	0 0	0	0
6	9634 1425	1475	1425	77194 1425 1425	1425	1425
6	9760			77320 36 36	36	36
6	6 9886	6	6	77446		0
0	0	0	0	0 0 77950	0	-
1425	0390 1425	1425	1425	1425 1425 78076	1425	1425
7 32	0516 32	32	32	36 36	36	36
7	0642 0	0	0	78202 0 0	0	0
7	1146			78706 1425 1425	1425	1425
	1425 1272	1425	1425	78832	6	6
32	32 1398	32	32	6 6 78958		-
0	0	0	0	0 0 79462	0	0
	1902 1425	1425	1425	1025 1025	1025	1025
7	2028 12	12	12	79588 11 11	11	11
7	2154		0	7971 4 0 0	0	0
7	0 72658	0	-	80218	1425	1425
1425	1425	1425	1425	1425 1425 80344		
2	²⁷⁸⁴ 2	2	2	36 36 80 4 70		36
0	72910 0	0	0	0 0	0	0
7	73414 1025	1025	1025	80974 1025 1025	1025	1025
-	73540		35	81100 1 1	1	1
-	35 73666	35		81226	0	0
0	0 74170	0	0	0 0 81730	•	-
1425	1425	1425	1425	1425 1 425 81856	1425	1425
36	74296 36	36	36	26 26	26	26
	74422 0	0	0	81 982 0 0	0	· 0
	74926	Ű	-	82486		

1425 1425	1425	1425	1425 1425 90172	1425	1425
82612 32 32	32	32	14 14	14	14
82738 0 0	0	0	90298 00	0	0
83242 1425 1425	1425	1425	90802 1425 1425		1425
83368		12	90928 4 4		4
83494		0	91054		` 0
0 0 83998	. 0		0 0 91558	0	
1425 1425 84124			1425 1425 91684		
32 32 84250	32	32	34 34 91810	34	34
0 1250 0 0 84754	0	0	0 0	0	0
1425 1425	1425	1425	92314 1425 1425	1425	1425
84880 <u>2</u> 2	2	2	92440 14 14	14	14
85006 0 0	0	0	92566 0 0	0	0
85510 1425 1425		1425	93070 1425 1425		
85636		34	93196		
34 34 85762			34 34 93322		34
86266		0	0 0 93826	0	0
1425 1425 86392	1425	1425	1425 1425 93952	1425	1425
34 34 86518	34	34	4 4	4	4
0 0	0	0	94078 0 0 94582	0	0
87022 1425 1425	1425	1425	94582 1425 1 425	1425	1425
87148 34 34	34	34	94708 10 10	10	10
87274 0 0	0	0	94834 0 0	0	0
⁸⁷⁷⁷⁸ 1425 1425	1425	-	95338 1425 1425		
87904		4	95464	1425	
4 4 88030	4		10 10 95590	10	
0 0 88534	0	0	0 0 96094	0	0
1425 1425 88660	1425	1425	1425 1425 96220	1425	1425
34 34	34	34	10 10	10	10
88786 0 0	0.	0	96346 0 0	0	0
89290 1425 1425	1425	1425	96850 1425 1425	1425	1425
89416 34 34		34	96976 0 0	0	0
89542 0 0	0	0	0 0	v	Ŭ
90046	v				

-109-

VB013X	A C		CUIT	100000			
	12			100000	100000 7012	100000	100000
0	· 100	0	0	5	5 7138	5	5
0	0 226	0	0	0	0	0	0
0	220 0 334	0	0	100000	7642 100000	100000	100000
0	0	0	0	15	7768 15	15	15
100000		100000	100000	0	7894 0	0	0
1	964 1	1	1	100002	8398 100002	100002	100002
0	1090 0	0	0	3	8524 3	3	3
100000	1594 100000	100000	100000	0	8650 0	0	0
11	1720 11	11	11		9154 100002	•	·
0	1846 0	0	0		9280		
-	2350	·	-	13	13 9406	13	13
100000	100000 2476	100000	100000	0	0 9910	0	0
11	11 2602	11	11		100000	100000	100000
0	0	0	0	5	5	5	5
100000	3106 100000 3232	100000	100000	0	10162	0	0
11	11	11	11	100001	10666 100001	100001	100001
0	3358 0	0	0	7	10792 7	7	7
100000	3862 100000	100000	100000	0	10918 0	0	0
5	3988 5	5	5		11422 100002	-	-
	4114				11548		
0	0 4618	0	0	7	7 11674	7	. 7
100001	100001 4744	100001	100001	0	0 L2178	0	0
3	3 4870	3	3	100003	100003 12304	100003	100003
0	0	0	0	3	3	3	3
100000		100000	100000	0	-	0	0
15	5500 15	15	15	100000	100000	100000	100000
0	5626 0	0	0] 3	L3060 3	3	3
100001		100001	100001	1 0	.3186 0	0	0
13		13	13		3690 100001	100001	100001
0	6382 0	0	0] 5	.3816 5	5	5
	6886			1	3942		
				0 [0 .4446	0	0

100001 100001	100001	100001
18352 1111	11	11
18478 0 0	0	0
18982 100000 100000	100000	100000
19108 7 7	, 7	7
19234 0 0	0	0
19738 100001 100001	100001	100001
19864 5 5	_	5
ັ19990 0 0		0
20494 100002 100002		•
20620		
3 20746		3
0 (21250		0
100003 100003 21376	3 100003	100003
7 7 7 7 21502	7 7	7
	0 0	0

100000 100000	100000	100000
14572		
13 13	13	13
14698 0 0	0	0
15202 100001 100001	100001	100001
15328 15 15	15	15
15454	_	
0 0	0	0
15958 100001 100001 16084	100001	100001
11 11	11	11
	0	0
16714 100001 100001	100001	100001
16840 1 1 16966	1	1
0 0	0	0
17470 100001 100001 17596	100001	100001
11 11 17722	11	11
0 ¹⁷⁷²² 0 18226	0	0
_		

-111-

100001 100001	100001	100001	1025 1025 29692	1025	1025
22132 15 15	15	15	5 5 29818	5	5
22258 0 0	0	0	0 0	0	0
22762 100001 100001	100001	100001	30322 1425 1425 30448	1425	1425
22888 5 5	5	5	77	7	7
23014 0 0	· 0	0	•	0	0
23518 100003 100003	100003	100003	31078 1025 1025	1025	1025
23644 13 13	13	13	31204 11 11	11	11
23770 0 0	0	0	31330 0 0	0	0
24274 100003 100003	100003	100003	31834 1025 1025	1025	1025
24400 3 3	З	3	31960 11 11	11	11
24526 0 0	0	. 0	32086 00	0	0
25030 2525	25	25	32590 1025 1025	1025	1025
25156 3 3	З	3	32716 1 1	1	1
25282 00	0	0	32842 0 0	0	0
25786 25 25	25	2 5	33346 1025 1025	1025	1025
25912 13 13	13	13	33472 11 11	11	11
26038 00	0	0	33598 00	0	0
26542 1025 1025	1025	1025	34102 1025 1025	1025	1025
26668 5 5 5	5	5	34228 15 15 34354	15	15
26794 0 0	0	. 0	0 0 34858	0	0
27298 1025 1025 27424	1025	1025	1425 1425 34984	1425	1425
15 ²⁷⁴²⁴ 15 ¹⁵ 15 27550	15	15	13 13 35110	13	13
0 0 28054	0	0	0 0 35614	0	0
25 25	25	25	1025 1025 35740	1025	1025
28180 77	7	7	5 5 35866	5	5
28306 00	0	0	0 0	0	0
28810 425 425	425	425	36370 1425 1425	1425	1425
28936 3 3	3	3	36496 3 3 3	3	3
29062 0 0	0	0	36622	0	0
29566			37126		

25 25	25	25
37252 3 3	З	3
37378 0 0	0	0
37882 - 425 425	425	425
38008 7 7	7	7
38134 0 0	0	0
38638 1025 1025	1025	1025
38764 7 7	7	7
38890 0 0	0	0
39394 1425 1425	1425	1425
39520 5 5	5	5
39646		0
0 0 40150	0	-
425 425 40276	425	425
13 13 40402	13	13
0 0 40906	0	0
425 425	425	425
41032 3 3	3	3
41158 0 0	0	0
41662 1425 142 5	1425	1425
41788 15 15	15	15
4191 4 0 0	0	0
42418 1425 1425	1425	1425
425 44 5 5	5	5
42670 0 0	0	0
43174 1025 1025	1025	1025
43300 13 13	13	13
43426 0 0	0	0
43930 1425 1425	1425	1425
44056 15 15	15	15
44182 0 0	0	0
44686		

ł

1025 1025	1025	1025
44812 3 3	3	3
44938 0 0	0	0
45442 1425 1425	1425	1425
45568 5 5	5	5
45694 0 0	0	0
46198 1425 1425	1425	1425
46324 11 11	11	11
46450 0 0	0	0
46954 1425 1425	1425	1425
47080 11 11	11	11
47206 0 0	0	0
47710 1425 1425	1425	1425
47836 11 11	11	11
47962 0 0	0	0
48466 1425 1425	1425	1425
48592 1 1	. 1	1

VB013XE		G	OD CIRC	CUIT
0	12	0	0	0
0	100	0	0	0
0	226	0	0	0
0	334	0	0	0
100000	838 10000	00	100000	100000
2	964	2	2	2
0	1090	0	0	0
100000	1594	00	100000	100000
12		12	12	12
0	1846	0	0	0
100000		00	100000	100000
12		2	12	12
0	2602 3106	0	0	0
100000	10000 3232	0	100000	100000
12		2	12.	12
0	3862	0	0	0
100000	10000 3988	00	100000	100000
6	4114	6	6	6
0	4618	0	0	0
100001	10000 4744)1	100001	100001
3	4870	3	3	3
0	5374	0	0	0
100000	10000 5500	0	100000	100000
16		16	16	16
0	6130	0	0	0
100001	10000 6256)1	100001	100001
13	-	L3	13	13
0	6382 6886	0	0	0
	0000			

100000 100000	100000	100000
7012 6 6	6	6
7138	0	0
7642	100000	•
7768		
16 16 7894	16	16
0 0 8398	0	0
100002 100002 8524	10000Ż	100002
3 3 8650	3	3
0 0 9154	0	0
100002 100002	100002	100002
9280 13 13	13	13
9406 0 0	0	0
	100000	100000
10036 6 6	6	6
10162 0 0	0	0
10666 100001 100001	100001	100001
10792 7 7	7	7
10918 0 0	0	0
11422	100002	100002
11548 7 7	7	7
11674		
0 0 12178	0	0
100003 100003 12304	100003	100003
3 3 12430	3	3
0 0 12934	0	0
	100000	100000
3 3	3	3
13186 00	0	0
13690 100001 100001	100001	100001
13816 6 6	6	6
13942 0 0	0	0
14446	-	

100001 100001	100001	100001
22132 16 16	16	16
22258 0 0	0	0
22762 100001 100001	100001	100001
22888 6 6	6	6
23014 0 0	0	0
23518 100003 100003	100003	100003
23644 13 13	13	13
⁻ 23770 ⁻ 0 ⁰ 0		0
24274 100003 100003	-	
24400	3	3
24526		0
25030	0	-
25 25 25156	25	25
3 3 25282	3	3
0 0 25786	0	0
25 25 25912	25	25
13 13 26038	13	13
0.0	0	0
26542 1025 1025 26668	1025	1025
6 6 26794	6	6
0 0 27298	0	0
1025 1025 27424	1025	1025
16 16	16	16
27550 0 0	0	0
28054 25 25	25	25
28180 7 7	7	7
28306 0 0	0	0
28810 425 425	425	425
28936 3 3	3	3
29062 0 0	0	0
29566		

100000 10000	00	100000	100000
	13	13	13
14698 0	0	0	0
15202 100001 10000	01	100001	100001
	16	16	16
15454 0	0	0	0
15958 100001 10000)1	100001	100001
	.2	12	12
16210 0	0	0	0
16714 100001 10000)1	100001	100001
16840 2	2	2	2
16966 0	0	0	0
17470 100001 10000	1	100001	100001
	2	12	12
17722 0	0	0	0
18226 100001 10000	1	100001	100001
18352 12 1	2	12	12
18478 0 18082	0	0	0
18982 100000 10000	0	100000	100000
19108 7 19234	7	7	7
•	0	0	0
100001 10000 19864	1	100001	100001
_	6	6	6
	0	0	0
100002 10000. 20620	2	100002	100002
	3	3	3
	0	0	0
100003 10000 21376	3	100003	100003
7 7 21502	7	7	7
_	0	0	0
22000			

1025 1025 29692	1025	1025	25 25 37252	25	25
6 6	6	6	3 3 37378	3	3
29818 0 0	0	0	0 0	0	0
30322 1425 1425	1425	1425	37882 425 425 38008	425	425
30448 7 7 7	7	7	7 7 38134	7	7
30574 0 0	0	0	0 0	0	0
31078 1025 1025	1025	1025	38638 1025 1025 38764	10Ż5	1025
31204 12 12	12	12	7 7	7	7
31330 0 0	0	0	38890 0 0	0	0
31834 1025 1025 31960	1025	1025	39394 1425 1425 39520	1425	1425
12 12	12	12	6 6 39646	6	6
32086 0 0	0	0	0 0 40150	0	0
	1025	1025	425 425 40276	425	425
32716 2 2 2	2	2	40276 13 13 40402	13	13
32842 0 0	0	0	40402 0 0 40906	0	0
33346 1025 1025	1025	1025	40908 425 425 41032	425	425
33 47 2 12 12	12	12	3 3 41158	3	3
33598 0 0	0	0	41138 0 0 41662	0	0
	1025	1025	1425 1425 41788	1425	1425
34228 16 16	16	16	16 16 41914	16	16
34354 0 0	0	0		0	0
34858 1425 1425	1425	1425	1425 1425 42544	1425	1425
34984 13 13	13	13	6 6 42670	6	6
35110 0 0	0	0	0 0	0	0
	1025	1025	43174 1025 1025	1025	1025
35740 6 6	6	6	43300 13 13	13	13
35 866 0 0	0	0	43426 0 0	0	0
36 370 1425 1425	1425	1425	43930 1425 1425	1425	1425
36496 3 3	3	3	44056 16 16	16	16
36622 0 0	0	0		0	0
37126			44686		

. •

5	5	5	5
0	3650 0	0	0
	9154 L00002	100002	100002
	9280		
15	15 9406	15	15
0	0 9910	0	0
100000	L00000	100000	100000
6	0036	6	6
10	0162	0	0
10	0666	•	•
	L00001 0792	100001	100001
7	7 0918	7	7
0	0	0	0
	1422 100002	100002	100002
11	1548 7	7	. 7
•	1674		
0	0 2178	0	0
100003	100003 2304	100003	100003
5	²³⁰⁴ 5	5	5
12	2430 0	0	0
1	2934	100000	100000
	3060	100000	100000
5	5 3186	5	5
0	0	0	0
	3690 100001	100001	100001
1	3816 6	6	6
1	3942	_	-
0	0 4446	0	G
_			

1025		1025	1025
3	44812	3	3
0	44938 0	0	0
1425	45442 1425	1425	1425
6	45568 6	6	6
0	45694 0	0	0
-	46198	1425	1425
	46324		
	46450	12	12
	46954	0	0
	1425 47080	1425	1425
12	12 47206	12	12
0	0 47710	0	0
1425	1425 47836	1425	1425
12	17962	12	12
0	0 48466	0	0
1425	1425	1425	1425
2	485 92 2	2	2
100000	100000	100000	100000
6	7012 6	6	6
0	7138 0	0	0
100000	7642 100000 7768	100000	100000
16	16 7894	16	16
0	0	0	0
100002	8398 100002 8524	100002	100002

,

-117-

Voter Test B01 3XC

VB013X	C 12	G	OOD CIR	CUIT	
0		0	0	0	
0		0	0	0	
0		0	0	0	
0		0	0	0	
100000	838 10000 964	0	100000	100000	
4		4	4	4	
0		0	0	0	
100000		0	100000	100000	
14	1720 14 1846	4	14	14	
0		0	0	0	
100000		0	100000	100000	
14	2476 14 2602	4	14	14	
0		0	0	0	
100000		0	100000	100000	
14	14 3358	4	14	14	
0		0	0	0.	
100000		0	100000	100000	
6		5	6	6	
0		D	0	0	
100001		L	100001	100001	
5		5	5	5	
0		D	0	0	
100000	100000)	100000	100000	
16	16 5626	5	16	16	
0	6130 C)	0	0	
100001	100001	L	100001	100001	
15	15 6382	5	15	15	
0)	0	0	
	0000				

100000 100000 14572	100000	100000
15 15 14698	15	15
0 0	0	0
	100001	100001
15328 16 16	16	16
15454 0 0	0	0
15958 100001 100001	100001	100 001
16084 14 14	14	14
16210 0 0	. 0	0
16714 100001 100001	100001	100001
16840 4 4	4	4
16966	-	-
0 0 17470	0	0
100001 100001 17596		
14 14 17722	14	14
0 0 18226	0	0
100001 100001 18352	100001	100001
14 14	14	14
	0	0
	100000	100000
19108 7 7	7	7
19234 0 0	0	0
19738 100001 100001	100001	100 001
19864 6 6	6	6
19990 0 0	0	0
20494 100002 100002	100002	100002
20620 5 5	5	5
20746	0	0
21250 100003 100003	100003	100003
21376	7	7
21502		
0 0 22006	0	0

100001 100001	100001	100001	1025 1025	1025	1025
22132 1616	16	16	29692 6 6	6	6
222 58 0 0	0	0	29818 0 0	0	о
22762 100001 100001	100 001	100001	30322 1425 1425	1425	1425
22888 6 6	6	6	30448 77	7	7
23014 00	0	0	30574 00	0	0
23518 100003 100003	100003	100003	31078 1025 1025	1025	1025
23644 1515	15	15	31204 14 14	14	14
23770 0 0	0	0	31330 00	0	0
24274 100003 100003	100003	100003	31834 1025 1025	1025	1025
24400 5 5 34536	5	5	31960 14 14	14	14
24526 0 0 25030	0	0	32086 0 0	0	ο
25030 25 25 25156	25	25	32590 1025 1025	1025	1025
23136 5 5 25282	5	5	32716 4 20042	4	4
0 0 25786	0	0		0	0
25788 25 25 25912	25	25	33346 1025 1025	1025	1025
15 15 26038	15	15	33472 14 14	14	14
0 0 26542	0	0	33598 0 0	0	0
1025 1025 26668	1025	1025	34102 1025 1025 34228	1025	1025
6 6 26794	6	6	16 34354	16	16
0 0 27298	0	0	0 0 34858	0	0
1025 1025 27424	1025	1025	1425 1425 34984	1425	1425
16 16 27550	16	16	15 15 35110	15	15
0 0 28054	0	0	0 0 35614	0	Ö
25 25 28180	25	25	1025 1025 35740	1025	1025
7 7 28306	7	7	6 6 35866	6	6
0 0 28810	0	0	0 36370	0	0
425 425 28936	425	425	36370 1425 1425 36496	1425	1425
5 5 29062	5	5	36496 5 5 36622	5	5
0 0 29566	0	0	0 0	0	0
29000			37126		

-119-

25 25 37252	25	25	1025 1025 44812		1025
5 5 37378	5	5	5 5 44938 0 0	5	5
0 0	0	0	0 0 45442	0	0
37882 425 425	425	425	1425 1425	1425	1425
38008 7 7	7	7	45568 6 6	6	6
38134 0 0	0	0	45694 0 0	0	0
38638 1025 1025	1025	1025	46198 1425 1425 46324	1425	1425
38764 7 7	7	7	14 14	14	14
38890 0 0	0	0	46450 0 0	0	0
39394 1425 1425	1425	1425	46954 1425 1425	1425	1425
39520 6 6	6	6	47080 14 14	14	14
39646			47206 0 0	0	
0 0 40150	0	0	47710		-
425 425 40276	425	.425	1425 1425 47836	1425	1425
15 15 40402	15	15	14 14 47962	14	14
0 0 40906	0	0	0 0 48466	0	0
40906 425 425 41032	425	425		1425	1425
5 5 41158	5	5	4 4	4	4
0 0	0	0			
41662 1425 1425 41788	1425	1425			
16 16 41914	16	16			
0 0 42418	0	0			
1425 142542544	1425	1425			
6 6 42670	6	6			
0 0 43174	0	0			
	1025	1025			
15 15 43426	15	15			
0 0	0	0			
43930 1425 1 425 44056	1425	1425			
$16 \qquad 16 \\ 44182$	16	16			
0 0 44686	0	0			

.

.

Voter Test B01 3XD

VB013XI		OD CIRC	CUIT	100000	100000	100000	100000
0	12 0	0	0	12		12	12
0	100 0	0	0	0	7138 0 7642	0	0
. O	226 0	ο	0	100000	100000 7768	100000	100000
0	334 0	0	0	16	16	16	16
100000		100000	100000	0	7894	0	0
10	964 10	10	10	100002	8398 100002	100002	100002
0	1090	0	0	11	8524 11	11	11
100000		100000	100000	. 0	8650 0 9154	0	0
14		14	14	100002	100002 9280	100002	100002
0	-	0	0	15		15	15
100000		100000	100000	0	9910 0	0	0
14		14	14		100000 10036	100000	100000
0	2602	0	0	. 12	12 10162	12	12
100000	3106 100000 3232	100000	100000	0	0	0	0
14		14	14	100001	100001 10792	100001	100001
0	3358 0 3862	0	0	13		13	13
100000		100000	100000	0		0	0
12	12 4114	12	12	100002	100002 11548	100002	100002
0	4618	0	0	13		13	13
100001	100001 4744	100001	100001	0	0 12178	0	0
11	11 4870	11	11	100003	100003 12304	100003	100003
0		0	0	11		11	11
100000	100000 5500	100000	100000	0	0 12934	0	0
16	-	16	16		100000 13060	100000	100000
0	_	0	0	11	11 13186	11	11
100001	100001 6256	100001	100001	0	13690	0	-
15		15	15	100001	100001 13816	100001	
0		0	0	12	12 13942	12	
				0	0 14446	0	0

100000 100000 14572	100000	100000
15 15	15	15
14698 0 0	0	0
15202 100001 100001	100001	100001
15328 16 16	16	16
15454 0 0	0	0
15958 100001 100001	100001	100001
16084 14 14	14	14
16210 0 0	0	0
16714 100001 100001	100001	100001
16840 10 10	10	10
16966	0	0
0 0 17470	-	·
100001 100001 17596		
14 14 17722	14	14
0 0 18226	0	0
100001 100001 18352	100001	100001
14 14	14	14
18 47 8 0 0	0	0
18982 100000 100000	100000	100000
19108 13 13	13	13
19234 0 0	0	0
19738 100001 100001	100001	100001
19864	12	12
19990		0
0 0 20494	0	-
100002 100002 20620	100002	100002
11 11 20746	11	11
0 0	0	0
21250 100003 100003	100003	100003
21376 13 13	13	13
21502 0 0	0	0
22006		

100001 100001 22132	100001	100001
16 16	16	16
22258 0 0	0	0
22762 100001 100001	100001	100001
22888 12 12	12	12
23014 0 0	0	0
23518 100003 100003	100003	100003
23644 15 15	15	15
23770	0	0
0 0 24274 100003 100003	-	-
24400 11 11	11	11
¹ 24526 ¹ 0 0	0	0
25030	25	25
25 25 25156	11	11
11 11 25282	0	0
0 0 25786	-	-
25 25 25912	25	25
15 15 26038	15	15
0 0	0	0
26542 1025 1025 26668	1025	1025
12 12	12	12
26794 00	0	0
27298 1025 1025	- 1025	1025
27424 16 16	16	16
27550 0 0	0	0
28054 25 25	25	25
28180 13 13	13	13
28306 0 0	0	0
28810 425 425	425	425
28936 11 11		11
29062 00		0
²⁹⁵⁶⁶		

1025 1025 29692	1025	1025	25 25 37252	25	25
12 12 29818	12	12	11 11	11	11
0 0	0	0	37378 00	0	0
30322 1425 1425	1425	1425	37882 425 425	425	425
30448 13 13	13	13	38008 13 13	13	13
305 74 0 0	0	0	38134 0 0	0	0
31 078 1025 1025	1025	1025	38638 1025 1025	1025	1025
31204 14 14	14	14	38764 13 13		13
31330		. 0	38890 0 0	0	0
0 0 31834 1025 1025			39394 1425 1425		
31960 14 14		1023	39520		
32086			12 12 39646 0 0		12
0 0 32590	0	0	40150	0	0
32716	1025		425 425 40276		425
10 10 32842 0 0		10	15 15 40402		15
0 0 33346	0	0	0 0 40906	0	0
	1025		425 425 41032	425	425
14 14 33598	14	14	11 11 41158	. 11	11
0 0 34102	0	0	0 0	0	0
1025 1025 34228	1025	1025	41662 1425 1425	1425	1425
16 16	16	16	41788 16 16	16	16
34354 0 0	0	0	41914 0 0 42418	0	0
34858 1425 1425	1425	1425	1425 1425	1425	1425
34984 15 15	15	15	42544 12 12	12	12
35110 0 0	0	0	42670 0 0	0	0
35614 1025 1025	1025	1025	43174 1025 1025	1025	1025
35 740 12 12	12	12	43300 15 15	15	15
35866 0 0	0	0	43426 0 0	0	0
36370 1425 1425	1425		43930 1425 1425	1425	1425
36 496 11 11	11	11	44056 16 16	16	16
36622 0 0	0	0	44182 0 0	0	0
37126	v	v	44686	v	Ŭ

1025	1025 812	1025	1025
11		11	11
0	0 442	0	0
1425	1425 568	1425	1425
12	12 694	12	12
0	0 198	0	0
1425	1425 324	1425	1425
14	14 450	14	14
0	0 954	0	0
1425	1425 080	1425	1425
14	14 206	14	14
0	0 710	0	0
1425	1425	1425	1425
14		14	14
0	0 466	0	0
1425 48	1425	1425	1425
10	10	10	10

NASSA National Aeronautic saved	Report Docume	entation Page	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
1. Report No.	2. Government Accessio	n No.	3. Recipient's Catalo	g No.	
NASA CR-178390					
4. Title and Subtitle	···· • ····		5. Report Date		
A Fault Injection Experi	ment Using the AIR	_AB	March 1988		
Diagnostic Emulation Fac	ility		6. Performing Organi	zation Code	
7. Author(s)	· · · · · · · · · · · · · · · · · · ·		8. Performing Organi	zation Report No.	
Robert Baker, Scott Mang	um, and Charlotte S	Scheper	1		
		•	10. Work Unit No.		
A Defension Alexand A			505-66-21-0	1	
9. Performing Organization Name and A Center for Digital Syste			No.		
Research Triangle Instit	ute		NAS1-17964, Task 5		
Research Triangle Park,	NC 27709		13. Type of Report and Period Covered		
12. Sponsoring Agency Name and Addre					
National Aeronautics and Langley Research Center	Space Administrat	on	Contractor 1 14. Sponsoring Agence		
Hampton, VA 23665-5225				•	
15. Supplementary Notes			<u>}</u>		
Lang	les W. Meissner, Ji ley Research Centei	•			
16. Abstract This report describes tion experiment conducted this experiment was to det latent faults in a logic netw Since this experiment resul to date, a secondary, but es ing the experiment.	using the AIRLAB Diagr ermine the effectiveness ork providing the key fa ted in the most extensiv	ostic Emulation fa of the diagnostic s sult tolerance featu e use of the AIRLA	acilities. The prim elf-test sequences u ures for a flight co AB Diagnostic Emu	ary objective of used to uncover ntrol computer. ulation facilities	
In this experiment, m Communicator/Interstage (cessor. For each fault inje supplied to the C/I model C/I model were compared to sidered detectable for the tiveness of various test sequ	cted, diagnostic self-test is inputs. For each test o the outputs of a fault given test vector. These	n the C.S. Draper sequences consist vector within a te free C/I. If the ou	Laboratories Faul ing of over 300 te st sequence, the ou utputs differed, the	t Tolerant Pro- st vectors were itputs from the e fault was con-	
•	s established the overal	-			
certain areas in the C/I log for reducing average fault 1				it opportunities	
for reducing average fault latency and improving overall diagnostic test performance. 17. Key Words (Suggested by Author(s)) 18. Distribution Statement					
Logic Simulation Fault Effects	Unclassified-Unlimited				
Self-Test Design	Subject Category 62				
Fault Coverage Fault Latency					
19. Security Classif (of this report)	20. Security Classif. (of th	his page)	21. No. of pages	22. Price	
Unclassified	Unclassified	-	129	A07	

NASA FORM 1626 OCT 86