# NASA Formal Methods Workshop 1990 



Proceedings of a workshop sponsored by the National Aeronautics and Space Administration. Washington, D.C., and held at Langley Research Center

Hampton, Virginia
August 20-23, 1990

November 1990

## N/SA

National Aeronautics and Space Administration

## Contents

Introduction
1
Workshop Agenda ..... 2
List of Attendees
5
Digital Avionics a Cornerstone of Avionics by Chuck Meissner for Cary Spitzer (NASA)
6
6
Life Critical Digital Flight Control Systems by James McWha (Boeing Military)
Advanced Embedded Processing: Present and Future ..... $30_{-2}$
by Jerry Cohen (Boeing Military)
MAFT: The Multicomputer Architecture for Fault Tolerance ..... $52_{S_{3}}$
MAFT: The Multicomputer Architecture for
by Roger Kieckhafer (U. Nebraska, Lincoln)
94
94
Design For Validation ..... 5 by Rick Butler (NASA)
What FM can offer to DFCS design ..... $146_{S_{5}}$by John Rushby (SRI International)
165
What FM can offer to DFCS design
by Don Good (Computational Logic, Inc)
195 sy
High Level Design Proof of a Reliable Computing Platform
Ben DiVito (Vigyan) ...........
A Verified Model of Fault Tolerance$232 s_{8}$
John Rushby (SRI International)260 sg
The Design and Verification of a Fault-tolerant CircuitBinl Bevier and Bill Young (Computational Logic, Inc)
$280^{\circ}$
Verifying an Interactive Consistency Circuit ..... 510Hardware Verification at Computational Logic Inc.325512by Warren Hunt (Computational Logic, Inc)347Generic Interpreters and Microprocessor Verificationby Phil Windley (Univ. California, Davis)38054VIPER Projectby Clive Pygott and John Kershaw (Royal Signals and Radar Establishment)405 乡15by N. Shankar and John Rushby (SRI International)$4425 / 6$by Paul Miner and Jim Caldwell (NASA)Formally Specifying the Logic Of Automatic Guidance Control (Ada)by David Guaspari (Odyssey Research Associates)45757Verification of Floating-point Software${ }^{477}$ S 18by Doug Hoover (Odyssey Research Associates)495C Formal Verification with Unix Communication and Concurrencyby Doug Hoover (Odyssey Research Associates)

## Introduction

This publication contains copies of the material presented at the NASA Formal Methods Workshop held at Langley Research Center on August 20-23, 1990. The purpose of the workshop was to bring together the researchers involved in the NASA formal methods research effort for detailed technical interchange and to provide a chance for interaction with representatives from the U.S. government and the aerospace industry. The goals of the workshop were:

- Introduce the formal methods research teams to a broader view of the aerospace problem domain by industry presentations.
- Detailed technical exchange between formal methods research teams to define and characterize the verification problem for ultra-reliable life-critical flight control systems.
- Identification of aerospace problems which can benefit from formal methods and can serve as the basis of future research efforts.

The NASA effort in formal methods includes researchers at NASA LaRC, Computational Logic Inc., Odyssey Research Associates, SRI International, Boeing Military, Vigyan and the University of California at Davis and Irvine. Also NASA Langley is involved in a joint rescarch effort with the UK Royal Signals and Radar Establishment as formalized in a Memorandum of Understanding between the two organizations.

Attendees at the workshop included NASA personnel, researchers from the four supporting contract organizations, RSRE personnel, invited speakers, and representatives from other government research organizations with interests in formal methods. Attendance was by invitation only.

# NASA Formal Methods Workshop Agenda (Aug 20-23, 1990) 

## Day 1

| 8:00-8:20 am |  |
| :--- | :--- |
| 8:20-8:30 am | Milt Holt |
| 8:30-8:45 am | Ricky W. Butler |
| 8:45-9:30 am | Chuck Meissner |

Late Registration Greeting by Chief of ISD Workshop Objectives Digital Avionics: A Cornerstone of Aviation
Life Critical Digital
Flight Control Systems (DFCS)

10:30-11:30 am Jerry Cohen

11:30-12:30 am LUNCH
12:30-1:30 pm Roger
$\begin{array}{ll}1: 30-2: 00 \mathrm{pm} & \begin{array}{l}\text { Kieckhafer } \\ \text { Rick Butler }\end{array}\end{array}$
2:00-2:30 pm BREAK
2:30-3:00 pm
3:00- Richard Platek
3:00-3:30 pm John Rushby
3:30-4:00 pm Don Good
7:00 pm

Advanced Embedded Processing: Present and Future

MAFT: The Multicomputer Architecture for Fault Tolerance Design For Validation

What FM can offer to DFCS design What FM can offer to DFCS design What FM can offer to DFCS design

## Day 2

8:30-9:30 am DiVito
9:30-10:15 am Rushby
10:15-10:30 am BREAK
-_Byzantine Generals
10:30-11:30 pm Bevier \& Young The Design and Verification of a Fault-tolerant Circuit

11:30-12:30 am LUNCH
12:30-1:30 am Srivas

$$
\begin{array}{lll}
1: 30-2: 00 \mathrm{pm} & \text { Hunt } & \begin{array}{l}
\text { Hardware Verification } \\
\text { Computational Logic I } \\
\text { Generic Interpreters an } \\
\text { Microprocessor Verifica }
\end{array} \\
\text { 2:00-2:30 pm } & \text { Windley } & \\
2: 30-3: 00 \mathrm{pm} & \text { BREAK } & \\
3: 00-4: 00 \mathrm{pm} & \text { Pygott/Kershaw } & \text { VIPER 2 \& NODEN } \\
4: 00-4: 30 \mathrm{pm} & \text { Discussion } &
\end{array}
$$

| 8:30-10:00 am | Shankar/Rushby | - Clock Synchronization -- |
| :---: | :---: | :---: |
|  |  | Mechanical |
| 10:00-10:30 am | m Discussion | Tolerant Clock Synchronization |
|  |  | -- Commercial Chips |
| 10:30-11:30 pm | Levitt | Floating-pt. Co |
| 11:30-12:00 pm | Caldwell/Carreno/ Miner | DMA controller (Intel 8237A), etc. (Not in Proceedings) An HOL Theory For Voting |
| 12:00-1:00 pm | LUNCH |  |
|  |  | - Code Verification - |
| 1:00-1:45 pm | Guaspari | Formally Specify |
| 1:45-2:30 pm | Hoover | Automatic Guidance Control (Ada) Verification of Floating-point |
| 2:30-3:00 pm | Hoover | Software <br> C Formal Verification with Unix Communication and Concurrency |
| 3:00-3:30 pm B | BREAK |  |
| 3:30-5:00 pm P | Planning |  |

## Day 4

8:30-12:00 pm Discussion

NASA FM Workshop Attendees

| Bill Bevier | CLI | (512)322-9951 bev | evier@cli.com |
| :---: | :---: | :---: | :---: |
| Deepak Kapur | SUNY, Albany | (518)442-4281 |  |
| Dale Johnson | MITRE(Bedford) | (202)767.6698 m | moore@itd.nrl.navy.mil |
| Andy Moore | NRL | (916)752-0832 le | evitt@ucdavis.edu |
| harl levilt | IIC Davis | (804)864-6204 sc | cj@air16.larc.nasa.gov |
| Sally Johns | NASA, LaRC | $(607) 277-2020 \text { ric }$ | ichard\%oravax.uucp@cu-arpa.cs.cornell |
| Kichard Platek | CLI | (512)322-9951 y | young@cli.com |
| Bill Young | CLI | (512)322-9951 go | good@cli.com |
| Don Good | CLI | (512)322-9951 h | hunt@cli.com |
| Warren Hunt | NASA | (804)864-6214 | ??? \%oravax.uucp@cu-arpa.cs.cornell.edu |
| Mark Bickford | ORA | (607)277-2020 | @ora |
| Mark Saaltink | RA |  |  |
| Bill legato | NSA |  | kgshin@eecs.umich.edu |
| Kang Shin | U. Michigan | (804)864-6218 | cwm@air12.larc.nasa.gov |
| Chuck Meissner | NASA, LaR | (609)484-5577 |  |
| Pete Saracen | FAA | (402)472-2402 | rogerk@fergvax.unl.edu |
| Roger Kieckhase Doug Hoover | ORA | (607)277-2020 | hoove\%oravax.uucp@cu-arpa.cs.cornell.edu |
| David Ginaspari | ORA | (607)277-2020 | schubert@iris.ucdavis.edu |
| Tom Schubert | UC Davis | (916)(52-6452 | maa@sei.cmu.edu |
| Mark Ardi | SEI |  | "PYGOTT\%hermes.mod. |
| Clive Pygo | RSRE, Malvern | $44-684-895845$ | "KERSHAW\%hermes.mod.uk |
| John Kershaw | RSRE, | (518)276-8660 | musser@turing.cs.rp |
| David Musse | RPI | (208)885-6501 | windley@ted.mrc. |
| Phil Windley | U. Idah | (804)982-2216 | jck@neptune.cs.virginia.edu |
| John Knight | U. Va. | (301) $975-3337$ |  |
| Rick Kuhn |  | (804)864-1698 | dee@csab.larc.nasa.gov |
| Dave Eckhardt | NASA, LaR | (919)493-4932 | mchugh@cli.com |
| John McHugh | Cli | (804)864-1596 |  |
| Milt Holt | NASA, Lar | (804)864-4883 | bld@air 16.larc.nasa.g |
| Ben DiVito | Vigyan/NASA | $(804) 864-6201$ | psm@air16.larc.nasa.gov |
| Paul Mine | NASA, LaRC | (804)864-6198 | 8 rwb@air16.larc.nasa.go |
| Rick Butler | NASA, LaR | $(607) 277-2020$ | 0 srivas\%oravax.uucp@cu-arpa.cs.cor |
| M.K. Srivas | ORA | (415)859-5456 | 6 rushby@csl.sr |
| John Rushly |  |  | shankar |
| N. Shankar | SRI | (206)865-3739 | 9 NOT ON INTERNET |

N91-17560

DIGITAL AVIONICS
A CORNERSTONE OF AVIATION by
Cary R. Spitzer
NASA Langley Research Center
Presented to the NASA Formal Methods Workshop
by
Charles W. Meissner, Jr.


CURRENT EXAMPLES
CURRENT ISSUES
INTERNATIONAL SCENE
SUMMARY
FIGHTER INSTALLED
AVIONICS WEIGHT


Fly-by-wire flight controls

- Historically used for stability \& control augmentation
- Not flight critical
- Emerging as a flight critical system
$\quad-\quad$ Driven by performance and economic demands
$\quad-\quad$ F-16, A-320, B-777
TOTAL ON BOARD COMPUTER
CAPACITY (OFP)

TRENDS IN AVIONICS ABOARD
FIGHTER/ATTACK AIRCRAFT AlRCRAF

Years

AVIONICS COST TREND

DIGITAL AVIONICS - A CORNERSTONE OF AVIATION

Control Pitch
DIGITAL AVIONICS - A CORNERSTONE OF AVIATION


[^0]
Modeling of complex systems

- Proof of fault tolerance, high reliability
Electromagnetic interference
- Growing concern due to composite aircraft,
increased emission of RF, and smaller
electronic element sizes
!


DIGITAL AVIONICS - A CORNERSTONE OF AVIATION
CURRENT ISSUES: Software
transports
Computer-Aided Software Engineering (CASE) Tools
- Capabilities for real-time software analysis \& design
- Tool validation
DIGITAL AVIONICS - A CORNERSTONE OF AVIATION
FUTURE TRENDS: INTEGRATED MODULAR AVIONICS

ungun mage is
of goor guality
DIGITAL AVIONICS - A CORNERSTONE OF AVIATION
FUTURE TRENDS: Supporting Technologies
Flat panel, full color, liquid crystal displays
- Replacing CRTs

DIGITAL AVIONICS - A CORNERSTONE OF AVIATION
FUTURE TREND : OF AVIATION HARDWARE
SOFTWARE
- 




An emerging competitor in the world market
displays,
has been component oriented:
microprocessors, etc.

avionics
$E$
to define



Leading firms are GEC Avionics, Smiths Industries, Sextant,
Aerospatiale

- Leading firms are GEC Avionics, Smiths Industries, Sextant, \&
Aerospatiale
- Extremely capable; serious competition for U.S. firms
$\quad$ - Build most of the Airbus avionics
- GEC Avionics will build the B-777 flight control system
$\quad$ - Build flight controls for Jaguar and YC-14
European Community 92 will strengthen competitive threat

DIGITAL AVIONICS - A CORNERSTONE OF AVIATION
SUMMARY
Continually expanding role for avionics
Flight critical avionics are here

Strong emphasis on Ada

N91-175б 1

LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
$\rightarrow \min$ AUGUST 20, 1990
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
INDUSTRY STATUS
DIGITAL AUTOPILOT SYSTEMS WERE FIRST CERTIFICATED FOR USE ON COMMERCIAL
AIRPLANES IN THE LATE 1970'S
3901 3NV7dyly ItodsNva SYSTEM
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS

| - | definition |
| :--- | :--- |
| - | safety |
| - | industry status |
| - | program phases |


767-X PRIMARY FLIGHT CONTROL SURFACES
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
DEFINITION

| A CONTROL SYSTEM IMPLEMENTED IN DIGITAL COMPUTER TECHNOLOGY WHICH |
| :--- |
| HAS A FUNCTION WHICH IF NOT PERFORMED AS INTENDED IS LIFE THREATENING |

EXAMPLES: $\quad$| AN AUTOPILOT USED FOR AUTOMATIC LANDING IN LOW |
| :--- |
|  |
|  |
|  |
|  |
|  |
| VISIBILITY CONDITIONS |

AN AIRPLANE CONTROL SYSTEM IMPLEMENTED WITHOUT
CONTROL CABLES:
FLY BY WIRE
FLY BY LIGHT


PRIMARY FLIGHT COMPUTER ARCHITECTURE
SYSTEM
767-X ELECTRICAL POWER

5 min . battery

767-X PRIMARY FLIGHT CONTROLS HYDRAULIC / ACE DISTRIBUTION
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
SAFETY


LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
SAFETY FEDERAL AVIATION ADMINISTRATION (FAA) REGULATIONS DEFINE THE BASIC SAFETY
CRITERIA:

| FAR 25.1309NO SINGLE FAILURE OR COMBINATION OF FAILURES WHICH ARE NOT <br> SHOWN TO BE EXTREMELY IMPROBABLE SHALL PREVENT <br> CONTINUED SAFE FLIGHT AND LANDING OF THE AIRPLANE |
| :--- |
| EXTREMELY IMPROBABLE - PROBABILITY OF $1 \times 10^{-9}$ OR LESS PER FLIGHT HOUR OR <br> EVENT |


LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS TOP LEVEL DESIGN REQUIREMENTS AND
TOP DOWN STRUCTURED PROCESS:
AIRPLANE LEVEL REQUIREMENTS
PROGRAM PHASES - REQUIREMENTS DEFINITION
OBJECTIVES

## CERTIFICATION REQUIREMENTS

FUNCTIONAL REQUIREMENTS
INTEGRITY REQUIREMENTS
ARCHITECTURAL CONSIDERATIONS
EXPANSION OF SYSTEM REQUIREMENTS TO A
130
$\stackrel{y}{\frac{\pi}{4}}$
digital computer or computers
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS

LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
PROGRAM PHASES - DESIGN AND DEVELOPMENT
VO REQUIREMENTS
PROCESSING SPEED
MEMORY SIZE
ETC INDUSTRY/COMPANY STANDARD
SUPPORT SOFTWARE AVAILABILITY AND MATURTY
LONG TERM MAINTENANCE
ETC TYPICALLY AN INCREMENTAL BUILD PROCESS
HARDWARE - QUALIFICATION TESTING - RTCA DO-160
INCREMENTAL SOFTWARE LOADS - VENDOR AND AIRFRAME
SYSTEMS INTEGRATION / IRON BIRD
AIRPLANE - GROUND AND FLIGHT TYPICALLY AN INCREMENTAL BUILD PROCESS
HARDWARE - QUALIFICATION TESTING - RTCA DO-160
INCREMENTAL SOFTWARE LOADS - VENDOR AND AIRFRAME
SYSTEMS INTEGRATION / IRON BIRD
AIRPLANE - GROUND AND FLIGHT
PROGRAMMING LANGUAGE
hardware selection
CODE GENERATION
TESTING
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
PROGRAM PHASES - VERIFICATION
RTCA DOCUMENT DO-178A
GUIDELINE DOCUMENT
CRITICAL SYSTEM

| CRITICAL SYSTEM | A FORMAL PROCESS OF ASSURING THAT ALL SOFTWARE <br>  <br>  <br>  <br> REQUIREMENTS HAVE BEEN IMPLEMENTED COMPLETELY <br> AND EXCLUSIVELY |
| :--- | :--- |

VERICATION PROCESSES ARE A FUNCTION OF SYSTEM CRITICALITY

LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
A PROCESS OF ASSURING THAT ALL SYSTEM REQUIREMENTS HAVE BEEN
IMPLEMENTED CORRECTLY
YSES
SAFETY ANALYSIS
PERFORMANCE
ANALYSIS
YSES
SAFETY ANALYSIS
PERFORMANCE
ANALYSIS

## CONDITIONS

LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
PROGRAM PHASES - VALIDATION (CONT)

| 0 LABORATORY TESTING |  |
| :--- | :--- |
|  | TEST TO ISOLATE ERRORS AND PROBLEMS |
|  | BEFORE FLIGHT TEST. TEST UNDER NORMAL AND |
|  | FAILURE CONDITIONS |

EAIURECONDIONS
TEST WITH AS MANY INTERFACING SYSTEMS AS
POSSIBLE TO ENSURE COMPATIBILITY
CHECK OF SYSTEMS INSTALLED IN AN AIRPLANE
INCLUDING EMI/HIRF TESTS
COMPREHENSIVE TEST OF PERFORMANCE IN
FLIGHT UNDER A VARIETY OF CONDITIONS USED
TO CROSS CHECK SIMULATION RESULTS -
AUTOLAND SYSTEM COULD REQUIRE 200-300
LANDINGS OVER AN 8 MONTH PERIOD

PROGRAM PHASES - CERTIFICATION

IDENTIFIES REGULATIONS AND ACCEPTABLE MEANS OF COMPLIANCE METHODS

FOLLOW ON SPECIALST MEETINGS
PERFORMANCE AND INTEGRITY DEMONSTRATIONS
LIFE-CRITICAL DIGITAL FLIGHT CONTROL SYSTEMS
IN THE
MPLEMENTATION OF THE PROCESSES IDENTIFIED
PROGRAM PHASES - CERTIFICATION (CONT)
CERTIFICATION SUMMARY
PROVIDES A MEANS FOR ESTABLISHING VERIFICATION AND VALIDATION
COVERAGE
767-X PFCS Schedule


## v91-17562




Architecture
Goals of the Program

$1$
Boeing Milltary Alrplanes

Commercial aircraft

Methodology Elements

$$
\begin{array}{ll}
\text { - Performance } & \text { - Availability } \\
\text { - Design for validation } & \text { - Maintainability } \\
\text { - Design for cost } & \\
\text { - Proof of correctness } & \\
\text { - Testing } & \\
\text { - Traceability }
\end{array}
$$

## Boeing Military Airplanes <br> Methodology

IAPSA II Prevalidation

Boeing Military Airplanes - Early evaluation exposes system weaknesses

- Reliability and performance analysis versus
staffing level unresolved
- Methodology allows assessment of cost and
technical risk
Seems to mirror Japanese staffing concept


Design and Validation Phases
00041.1558

Building-Block Considerations
Contractor/Subcontractor Relationships - Requires different approach to subcontractors

- Need to develop:
- Functional specification
- Reliability attributes
- Performance attributes
- Requirements only will not suffice
- Subtleties of building-block interrelationships im ortant

- Enforcement of rigor on the vendors
- Do we need a two-step procedure with
vendors-
- During building-block definition
- During hardware/software bid on system

[^1]- Additional tools
- Maintainability
Boeing Military Alrplanes


Boelng Military Airplanes
C alternatives
alternative
Reliability Modeling

ed Information Processing
(AIPS)
Designed
$\mathbf{B} \boldsymbol{y}$
Charles Stark Draper Laboratory

Advanc
AIPS Proof-of-Concept Configuration

FROM: CSDL
BOEING ADVANCED SYSTEMS

I/O Network Elements



C8158-04.001-L7130 D4

Boelng Military Airplanes
$\underset{\text { Architecture }}{\text { General Observans }}$


## (Cont) <br> ervations AIPS <br> Obs <br> General


Boelng Military Airplanes


Boeing Military Airplanes

(łuoう) suo!!enıasqo ןeגəuəפ


Vehicle Management System
• All flight critical functions

- Failure causes loss of aircraft
• Near term - military
Long term - commercial


Photonics used for
Boeing Military Airplanes
Benefits of VMS
Performance





## 

## $\sqrt{4}$





ORIGINAL PAGE :
OF POOR OUAluT:
$\stackrel{\square}{\circ}$

validation 긌
Solution to V\&V
Formal Verification - viable solution to the

- Requirements/Specifications
- Hardware
- Software
- System
Airplanes
Where are we in Formal Verification?
. the following 3 days should tell us!!

Boeing
Boeing Military Airplanes

# N91-175631 

## MAFT:

## The Multicomputer Architecture for

## Fault-Tolerance

R. M. KIECKHAFER

Computer Science and Engineering
University of Nebraska - Lincoln
Lincoln, NE 68588-0115
(402) 472-2402
rogerk@fergvax.unl.edu

MAFT is a product of the Allied-Signal Aerospace Company, Columbia MD.


#### Abstract

'This presentation discusses several design decisions made and lessons learned in the design of the Multicomputer Architecture for Fault-Tolerance (MAFT). MAFT is a loosely coupled multiprocessor system designed to achieve an unreliability of less than $10^{-10} / \mathrm{hr}$ in flight-critical real-time applications.

The presentation begins with an overview of the MAFT design objectives and architecture. It then addresses the fault-tolerant implemention of major system functions in MAFT, including Communication, Task Scheduling, Reconfiguration, Clock Synchronization, Data Handling and Voting, and Error Handling and Recovery.

Special attention is given to the need for Byzantine Agreement or Approximate Agreement in various functions. Different methods were selected to achieve agreement in various subsystems. These methods are illustrated by a more detailed description of the Task Scheduling and Error Handling subsystems.


## Presentation Overview

- INTRODUCTION
- SYSTEM FUNCTIONS
- Communication
- Task Scheduling
- Task Reconfiguration
- Clock Synchronization
- Data Handling and Voting
- Error Handling and Recovery
- SUMMARY


## Design Objectives

- RELIABILITY - $1.0 \times 10^{-9}$ over 10 hours.
- PERFORMANCE

200 Hz . - Max Task Iteration Rate
5.5 MIPS - Max Computational Capacity
1.0 MBPS - Max I/O Transfer Rate 5.0 ms . - Min Transport Lag (Input $\rightarrow$ Output)

- REUSABLE
- Functional Partitioning
- Application Specific Functions
- Standard Executive Functions
- LOW EXECUTIVE OVERHEAD
- Physical Partitioning
- Separate Executive Processor
- Hardware Intensive


## Loosely-Coupled Multiprocessor



- Node $\Rightarrow$ Processor and Private Memory
- No Shared Memory
- Message-Based Inter-Node Communication
- Common Operating System


## MAFT System Architecture

SYSTEM
OVERHEAD:


ACTUATORS

- COMMUNICATION
- TASK SCHEDULING
- RECONFIGURATION
- DATA VOTING
- ERROR DETECTION
- SYNCHRONIZATION

APPLICATION
PROGRAMS

- $\mathrm{OC} \Rightarrow$ Operations Controller:

Special Purpose Device Common to All MAFT System

- AP $\Rightarrow$ Application Processor:

General Purpose Application-Specific Processor.

## Operations Controller Block Diagram



## COMMUNICATION

PRIVATE BROADCAST BUS


- INTRA-NETWORK COMMUNICATION
- messages transmitted on private serial broadcast busses
- all nodes receive, check and process all messages
- MESSAGE TYPES
- DATA (8/16/32b INT OR bool, leee std 32b float)
- TASK COMPLETED / STARTED / bRANCH
- synchronization / branch interactive consistency
- ERROR REPORT
- OC / AP COMMUNICATION
- 16 bIT ASYNCHRONOUS P.I.o. INTERFACE
- LOOKS LIKE "JUST ANOTHER I/O PORT" to Ap
- COMPATIBLE W/ existing uniprocessor oper syst


## - TRANSMITTER

- Format Msg - NID, Msg Type, Framing, ECC
- Broadract Msg
- RECEIVrrs 1 per incoming link
- Accen: :rperly Framed Bytes
- Buffer By: for Message Checker
- MESSAGECHECKER
- Poll Re: ers - $6.4 \mu s$ cycle
- Physi and Logical Checks
- Steer ivod Messages to Other Subsystems
- Dump Bad Messages into "Bit-Bucket"


## LOCAL AP/OC INTERFACE OPERATIONS

1. TASK SWITCHING PROCESS

- AP: done with last task, what is the task identification (tid) NUMBER OF THE NEXT TASK.
- OC: HERE IT IS

2. TRANSFER DATA FROM OC TO AP

- ap: give me the next input data value
- OC: HERE IT IS

3. TRANSFER DATA FROM AP TO OC

- AP: here's the next output data value
- OC: I GOT IT


## Typical Task System



## PERFORMANCE ISSUES

- STRICTLY PERIODIC SCHEDULER
- Fast - Freq Well Above Spec - 500 Hz . vs. 200 Hz .
- Simple - Binary Freq Dist $\left(f_{i}=2^{-i} f_{0}\right)$
- Flexible - Conditional Branching
- Efficient - Don't Keep AP Waiting
- NON-PREEMPTIVE
- Scheduler Complexity
- Context Switching Time - Unknown Funct of AP
- High Frequencies - Short Tasks
- NO OC INTERRUPTS - I/O
- Scheduler Complexity
- Predictability
- High Frequencies - Polling
- DMA or IOP access to AP Memory
- INTERNAL FUNCTION IS BLACK BOX
- VISIBLE PROPERTIES OF A TASK
- Priority (static, unique)
- Iteration Period
- Precedence Constraints
- Min and Max duration Limits
- Fixed Input and Output Shared Data Sets
- Branch Condition (asserted at completion)


## FAULT-TOLERANCE ISSUES - I

- VARIABLE MODULAR REDUNDANCY
- Specify Redundancy of Each Individual Task
- Redundancy Matches Criticality
- No More Copies Than Necessary
- GLOBAL VERIFICATION
- Consensus Defines Correctness
- All Functions Observable and Predictable
- Replicated Global Scheduler
- Completed/Started (CS) Message:
- Node I.D.
- Started Task I.D.
- Branch Condition


## Message Passing Robustness

- Delivery NOT GUARANTEED
- Single Msg Error Detect. NOT GUARANTEED
- ECC coverage $\geq\left(1-1 \times 10^{-6}\right)$ per msg
- Repeated Undet. Errors PROBABILISTICALLY PRECLUDED


## TASK SCHEDULING

FAULT-TOLERANCE ISSUES - II

## - DISSIMILARITY BETWEEN COPIES

- Dissimilar Software and Hardware
- Guards Against Generic Faults
- No Guarantee - Knight, Levenson, St. Jean
- Best Chance of Detecting Error
- Only Chance of Masking Error
- Implications
- Different Numerical Results
- Different Execution Times
- Impact on Scheduler
- Min and Max Execution Time Limits
- Vote on Branch Conditions in CS Messages


## FAULT-TOLERANCE ISSUES - III

- BYZANTINE AGREEMENT
- Definition
- Agreement on All Messages
- Validity of Agreement
- Necessity in MAFT
- Consensus Defines Correctness
- Must Have Single Consensus
- Preconditions for Disagreement
- Initial Disagreement - Enhanced by Dissimilarity
- Assymetric Communication - Minimized by Busses
- Solution - Interactive Consistency (Pease et al.)
- Global Receipt of All Messages
- Periodic Synchronized Re-Broadcast Rounds
- Vote on Received Re-Broadcasts
- Use Voted Values For All Scheduling Decisions


## IMPACT OF FAULT-TOLERANCE

- ALL COPIES DONE BEFORE SUCCESSORS RELEASED
- MAX EXECUTION TIMERS - ASSURE PROGRESS
- CONFIRMATION DELAY - MEAN 2.5 SUB.
- Only Affects Successors
- Efficiency Requires Parallel Paths
- FAULT-TOLERANCE LEVELS
- Single Asymmetric (Byzantine) Fault
- Double Symmetric Fault
- Reliability Modelling $-10^{-10} / h r$ with 5 Nodes

MAFT Timing Hierarchy

| PERIOD | SPEC | DEFINITION | BOUNDARY |
| :---: | :---: | :--- | :--- |
| SUB-ATOMIC | Min <br> $400 \mu s$ | I.C. Rebroadcast <br> Period <br> Min Guaranteed <br> Task Duration | Task Inter. Cons. <br> (TIC) Message |
| ATOMIC | Min <br> $2-2.8 ~ m s ~$ | Highest <br> Freq. Task <br> Clock Sync. <br> Period | System State <br> (SS) Message |
| GENERAL | $2^{i}$ <br> ATERATION | Intermed. <br> Freq.Tasks | System State <br> (SS) Message |
| MASTER | Max 1K <br> Atom. Per. | Lowest <br> Freq. Task | System State <br> (SS) Message |

## Scheduling Stability Problem

- SCHEDULING INSTABILITY - Anomalous or unpredictable variations in total execution time (Makespan) due to variations in system parameters.
- MULTIPROCESSOR ANOMALIES - Observation that Makespan can be increased by:
- Increasing Number of Processors,
- Relaxing Precedence Constraints,
- Decreasing Individual Task Durations.
- DYNAMIC FAILURE - Condition where all tasks execute properly except that deadlines are missed.
- Can occur in a fault-free system,
- Can be induced by instability.


## Sample Task System



## Instability of Sample Task System

- STANDARD GANTT CHART (max task durations)

| PROC 1 | 2 |  | 4 | 10 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $T_{1}$ | $T_{2}$ | $T$ |  |  |  |
| PROC 2 | - | $T_{3}$ | $T_{5}$ | $T_{6}$ | $T_{8}$ |  |
|  |  |  |  |  |  | 1 |

- NON-STANDARD GANTI CHARI (shorten $T_{3}$ by $\epsilon$ )



## - WHAT HAPPENED?

- $T_{3}$ finished before $T_{2}$,
- $T_{6}$ "ready" before $T_{5}$,
- $T_{5}$ displaced by $T_{6} \Rightarrow$ Priority Inversion,
- Critical path ( $T_{2} \rightarrow T_{7}$ ) impeded.
- GRAHAM (1969) - Bound Magnitude of Instability

$$
\frac{\omega^{\prime}}{\omega}=2-\frac{1}{N}
$$

- $\omega=$ Makespan of Standard Gantt Chart,
- $\omega^{\prime}=$ Makespan of worst-case schedule,
- $N=$ Number of Processors.
- MANACHER (1967) - Stabilization Algorithm
- Necessary Pre-conditions
i. $\exists$ "fork" in Precedence Graph,
ii. Successors of forking task run in parallel on Standard Gantt Chart,
iii. Possible priority inversion around fork.
- Solution - Impose Artificial Dependency around fork.


## Stabilized Task System

- MANACHER ARTIFICIAL DEPENDENCY $\left(T_{2} \rightarrow T_{6}\right)$

- EFFECT
- $T_{2}$ is common parent for both $T_{5}$ and $T_{6}$,
- $T_{6}$ will be "ready" no earlier than $T_{5}$,
- $T_{5}$ precedes $T_{6}$ in priority list,
- $T_{6}$ can not be selected before $T_{5}$.


## Limitations of Manacher's Solution

- Sufficient, but not always necessary
- Adds Scheduling Overhead (resolve edge)
- Unrealistic System Model
- Assumes no scheduler overhead,
- Assumes dynamic allocation,
- Allows for no Confirmation Delay,
- Ignores minimum duration bounds,
- Does not predict magnitude of instability.
- Find Necessary and Sufficient Stability Conditions.
- Develop Stabilization Strategies
- Task System Stabilization
- Edge Stabilization (Manacher)
- Vertex Stabilization
- Hybrid Stabilization
- Run-Time Scheduler Stabilization
- Limited Scan Depth
- Scheduling Algorithm Stabilization
- Sched. Algorithm Assigns Priorities
- Constrain to Preclude Necessary Conditions
- Extend System Environment
- Scheduler Overhead
- Static Allocation
- Confirmation Delay
- Minimum Duration Bounds


## SYNCHRONIZATION

## MAFT Synchronization

- Periodically Exchange System State (SS) Msgs - SS Msg $\Rightarrow$ "Atomic Period" Boundary
- Synchronization Period $=2$ Atomic Periods
- Loosely Synchronized Individual Clocks
- Msg Exchange $\Rightarrow$ No Separate Clock Lines
- Physical Separation $\Rightarrow$ Damage Tolerance
- Robustness to "Common Upset" events
- Synchronization Modes
- Steady State - Maintain Existing Synchronization
- Warm Start - Converge to Existing Operating Set
- Cold Start - Form Initial Operating Set
- Interactive Convergence to synchronize
- Interactive Consistency $\Rightarrow$ Steady State
- Origin of Two-phase algorithm


## DATA HANDLING AND VOTING

## Typical Sync. Values

- $\epsilon=7 \mu \mathrm{sec}-600 \mathrm{ft}$. separation
- $\rho=5 \cdot 10^{-5}$
- $R=20 \mathrm{msec} \Rightarrow 10 \mathrm{msec}$ Atomic Pd. $\Rightarrow 100 \mathrm{~Hz}$.
- $\rho R=1 \mu s e c$
- No Faults: Max $\delta=8.5 \mu$ sec
- With Faults: Max $\delta=16.5 \mu \mathrm{sec}$

Data Management

- DATA GENERATED BY AP
- BROADCAST IN DATA MESSAGE
- RECEIVED AND PROCESSED BY ALL NDOES
- Static Limit Check
- On-The-Fly Vote
- Dynamic Deviance Check


## On-The-Fly Voting I

- TRIGGERED BY DATA MESSAGE ARRIVAL
- DATA ID ACTS AS UNIQUE VARIABLE NAME
- USE ALL PREVIOUS COPIES OF SAME DATA ID
- MS or MME (programmer selectable)
- Sort Serially - High-Order-Bit First
- Select 2 "Medial" Values
- Average (Add and Shift)
- No I.C. Vote for Boolean Types
- Difficult to implelement round 2
- Usually Control Data for Mode Switch
- $\exists$ Better Way for Mode Switch
- DEVIANCE CHECK
- Compare Each Copy to Voted Value
- Excessive Difference $\Rightarrow$ error
- Programmer Sets Limits
- Generate Error Vector $\Rightarrow$ Source Nodes
- TERMINATE
- Scheduler Says All Copies Done
- Send Error Vector to Fault-Tolerator
- Send Voted Value to Data Memory
- Swap On-line/Off-line Buffers in Data Memory
- Clear Previously Received Copies from Voter


## ERROR HANDLING AND RECOCVERY

## Fault Classifications

- BYZANTINE (MALICIOUS)

Pease et al. (1982)
$-N \geq 3 t+1$

- $r \geq t$
- MALICIOUS u BENIGN (self-evident)

Meyer and Pradhan (1987)
$-t=m+b$
$-N \geq 3 m+b+1$
$-r \geq m$

- (ASYMMETRIC u SYMMETRIC) U BENIGN

Thambidurai and Park (1989)
$-t=a+s+b$
$-N \geq 3 a+2 s+b+r+1$
$-r \geq a$

## Fault Classes by Source



- Can Estimate Separate $\lambda^{\prime}$ 's
$-\lambda_{\text {asym }} \approx 10^{-6}$
$-\lambda_{\text {sym }} \approx 10^{-3} \ldots 10^{-4}$
- Generic Fault $=$ Multiple Symmetric
$-\lambda_{g e n} \approx 10^{-5}$ ?


## Error Detection

- Errors Are Manifested In Messages
- Physical: ECC, framing, length
- Contents: values
- Timing or sequencing
- Existence or non-existence
- Log Errors Over One Atomic Period
- Errors reported by all subsystems
- Fault-Tolerator records errors
- ヨ 31 separate error "flags"
- $\exists$ Unique "Penalty Weight" $P W$ for each flag
- $\exists$ "Incremental Penalty Count" IPC for each node
- FOR each flag $f$ reported against node $i$ :
$\cdot I P C(i):=I P C(i)+P W(f)$


## Error Reporting

- Broadcast $\operatorname{ERR}(i)$ Message
- At beginning of next Atomic Period
- Contents:
- IPC(i)
- $B P C(i)$ - Base (current) penalty count
- All Error Flags for node $i$
- No ERR Message $\Rightarrow$ No Detections


## BPC Manipulation

- BPC $\Rightarrow$ Health Of Node
- Increasing BPC - ERR Message Vote
- Vote on BPC(i)
- Vote on IPC(i)
$-B P C(i):=B P C(i)+I P C(i)$
- Decreasing BPC - Fixed decrement
- $\exists$ Penalty Decrement value $P D$
- At New Master Period
$-B P C(*):=B P C(*)-P D$
- Allows For Eventual Readmission


## Exclusion/Readmission

- Recommend Exclusion/Readmission
- $\exists$ Exclusion Threshold $T_{\text {excl }}$
- $\exists$ Admission Threshold $T_{\text {adm }}$
- Recommend in next SS message:
- $B P C(i) \geq T_{\text {excl }} \Rightarrow$ Exclude $i$
- BPC $(i) \leq T_{\text {adm }} \Rightarrow$ Readmit $i$
- $T_{\text {adm }}<B P C(i)<T_{\text {excl }} \Rightarrow$ No Change
- I.C. Vote on Recommendations
- Consistent System State is Critical
- Free (needed for cold-start)
- Highly Degraded Systems
- Common Mode Upset Recovery
time

ERPOR HANDLING (SIMPIEXI.C.)


## Sed Quis Custodiet ...III

- AP - Diagnostics in Workload
- OC - System Level Self-Test
- Errors Very Rare
- Inject Faults to Excercise Error Detection
- Special self-test Task ID
- Suspend normal Transmitter Ops
- Tranmsit string from self-test ROM
- Can transmit ANY test scenario
- Test Results Based On
- False/Missed Accusations
- Cyclic Link Check
- Independent of Actual Bit-Stream
- Rotate "Originator" Duty
- Complete Coverage If ANY One Node Correct


## Version Management

- SSV $=$ System State Vec - eg $(2,1,1)$
- VMV $=$ Version Management $\mathrm{Vec}-\mathrm{eg}(1,1,1)$
- WMV = Workload Management Vec - (SSV) or (VMV)
- Vectors Used By Different Subsystems

Data Voter VMV Inactive Copy Ignored For Vote Dev Checker SSV Inactive Copy Still Monitored Scheduler WMV Inactive Copy May Not Run

- WMV = SSV
- Inactive Copy Still Executing
- Actual Tasks Being Monitored
- Best for Generic Fault Detection
- $\mathrm{WMV}=\mathrm{VMV}$
- Inactive Copy Doing Something Else
- Will Not Be Affected By Generic
- Can Activate To Replace Sibling
- Best For Generic Recovery


## Synchronizer Error Detection

- MAFT error detection is by consensus
- Each node reports errors on all nodes.
- Majority vote confirms or denies accusations.
- Disagreement with majority may itself be an error.
- Faulty node must be detected by majority of nodes
- Must be "far enough" out of sync
- There exists a region of ambiguity
- Defines size of "Sync Window"


## Synchronizer Error Windows



- $W_{s}=$ SOFT ERROR WINDOW
- Spans Range of Receipts from Non-Faulty Nodes
- Error May Not Be Confirmed
- Inherent Ambiguity
- Must Suspend Error Disagreement Penalties
- $W_{h}=$ HARD ERROR WINDOW
- IF Any non-faulty node detects a Hard-Error THEN All non-faulty nodes detect an Error
- Can demand Corroboration


## Typical Sync. Window Values

- $\epsilon=7 \mu \mathrm{sec}-600 \mathrm{ft}$. separation
- $\rho=5 \cdot 10^{-5}$
- $R=20 \mathrm{msec} \Rightarrow 10 \mathrm{msec}$ Atomic Pd. $\Rightarrow 100 \mathrm{~Hz}$.
- $\rho R=1 \mu s e c$
- No Faults: Max $\delta=8.5 \mu$ sec
- With Faults: Max $\delta=16.5 \mu \mathrm{sec}$
- $W_{s}=40 \mu \sec$
- $W_{h}=87 \mu \mathrm{sec}$


## SUMMARY

# SUMMARY COMMENTS ON THE APPLICATION OF MAFT TECHNOLOGY 

1. CAPABILITIES

- BASIS OF A GENERIC REAL-TIME MULTICOMPUTER SYSTEM
- REMOVES F.T. OVERHEAD FROM APPLICATION PROCESSOR
- handles all redundancy management within computer
- ASSISTS IN REDUNDANCY MANAGEMENT OF I/O SYSTEM

2. FLEXIBILITY

- INDEPENDENT OF I/O ARCHITECTURE
- HIGHLY RECONFIGURABLE AND GRACEFULLY DEGRADABLE
- PROVIDES MECHANISMS, NOT POLICIES

3. USABILITY

## ADVANTAGES OF APPROACH

- PARTITIONED APPROACH SIGNIFICANTLY REDUCES PROCESSOR OVERHEAD
- DATA DRIVEN ARCHITECTURE MUCH FASTER THAN SOFTWARE IMPLEMENTATION
- NOT DEPENDENT UPON ARCHITECTURE OF APPLICATION PROCESSOR
- REDUNDANCY IS "TASK-BASED" AND FLEXIBLE
- SUITABLE FOR HIGH RELIABILITY AND HIGH PERFORMANCE APPLICATIONS


## MAFT Bibliography

## References

[Dar88] Darwiche, A.A., and F.M. Doerenberg, "Application of the Bendix/King Multicomputer Architecture for Fault-Tolerance in a Digital Fly-By-Wire Control System", Midcon, Aug 1988.
[Glu86] Gluch, D.P., and M.J. Paul, "Fault-Tolerance in Distributed Digital Fly-by-Wire Flight Control Systems", AIA A/IEEE Seventh Digital Avionics Systems Conference, Oct 1986.
[Kie87] Kieckhafer, R.M., "Task Reconfiguration in a Distributed Real-Time System," Eighth IEEE Real-Time Systems Symposium, Dec 1987.
[Kie88) Kieckhafer, R.M., et al, "The MAFT Architecture for Distributed Fault-Tolerance", IEEE Trans. Computers, V. C-37, No. 4, pp. 398-405, Apr 1988.
[Kie89] Kieckhafer, R.M., "Fault-Tolerant Real-Time Task Scheduling in the MAFT Distributed System," Proc, Twenty-Second Hawaii International Conference on System Sciences, Jan 1989.
[McE88] McElvany, M.C., "Guaranteeing Deadlines in MAFT," Proc. IEEE Real-Time Systems Symp., pp. 130-139, Dec 1988.
[Tha88] Thambidurai, P.M., and Y.K. Park, "Interactive Consistency with Multiple Failure Modes", Proc. Seventh Reliable Dist Systems Symp., Oct 1988.
[Tha88a] Thambidurai, P.M. Critical Issues in the Design of Distributed, Fault-Tolerant, Hard Real-Time Systems, Ph.D. Dissertation, Dept. of Electrical Engineering, Duke University, 1988.
['Tha89] Thambidurai, P.M., et al., "Clock Synchronization in MAFT", Nineteenth Fault. Tolerant Computing Symposium, pp. 142-151, Jun 1989.
[Wal88] C.J. Walter, "MAFT: An Architecture for Reliable Fly-by-Wire Flight Control," Proc. AIA A/IEEE Eighth Digital Avionics Systems Conference, pp. 415-421, Oct 1988.

N91-17564
 Ricky W. Butler
NASA Langley Research Center
Hampton, VA 23665


| $\sum_{1}^{\infty}$ |
| :--- |
|  |
|  |
| 0 |

VALIDATION OF ULTRA-RELIABLE
failure
Achieving Ultra-Reliable Software
(Approaches)



Design Diversity

The Big Problem For Design Diversity Advocates

- experiments in the low-nominal reliability region have shown that
the number of near-coincident failures far exceeds the number pre-
dicted by an independence model.
- Certainly independence cannot be assumed axiomatically for ul-
trareliable regime
- If cannot assume independence must measure correlations.

Quantification of $N$-version programs not feasible in the ultrareliable
regime


[^2]How do we get ultra-reliable numbers for hardware (physical THE ONLY THING THAT ENABLES QUANTIFICATION OF ULTRA-
RELIABILITY FOR H/W IS THE
INDEPENDENCE ASSUMPTION !!

- THE INDEPENDENCE ASSUMPTION CANNOT BE DEMONSTRAT
FOR MULTI-VERSION S/W IN THE ULTRA-RELIABLE RE-
GION
The Danger of Design Diversity ( N -version Programming, Recovery
Blocks, etc.)
- creates an "illusion" of ultra-reliability. By assuming indepen-
dence, the advocators of S/W fault-tolerance generate ultra-high
estimates of reliability.
- As long as industry/certification agencies believe that $\mathrm{S} / \mathrm{W}$ fault-
tolerance will solve the problem, formal methods will not be pur-
sued.


## Design For Validation

 1. Designing a system in a manner that a complete and accurate reliability model can beconstructed. All parameters of the model which cannot be deduced from the logical design
must be measured. All such parameters must be measurable within a feasible amount of
time.
2. The design process makes tradeoffs in favor of designs which minimize the number of measurable parameters in order to reduce the validation cost. A design which has exceptional
 məұsКs әqе that requires minimal expermimentation.
3. The system is designed in a manner that enables a proof of correctness of its logical struc-

[^3]Illustration 1 Suppose we must design a simple fault-tolerant system with a probability of failure no greater than $2 \times 10^{-6}$ whose maximum mission time is 10 hours. - We quickly eliminate the use of a simplex processor since there is no technology which can produce a processor with this low of a failure rate.

- Thus, we begin to explore the notion of fault-tolerance. We next consider the use of
redundancy-how about a dual? When the first processor fails, we will automatically
switch to the other processor. Unfortunately, our design suffers from one major problem. It is impossible to prove that any implementation behaves in accordance with this model.
The problem is that one cannot design a dual system which can detect the failure of the first processor and switch to the second $100 \%$ of the time. Thus, we must accept the fact that there is a single-point failure in our system an include it in our reliability model
SURE Run Now we have a parameter in our model which must be measured-C. It represents the fraction of single faults from which the system successfully recovers. Can this param
amount of time (i.e. say less than year) with statistical significance?

(1) $2 \lambda$
and proceed to develop our system.
Designing System with Much Higher Reliability

- The value of C must now be greater than 0.9999982 .
- 

[^4]A better Way-via Design For Validation

WHY FORMAL METHODS? The successful engineering of complex computing systems will require the application of
mathematically based analysis analogous to the structural analysis performed before a
bridge or airplane wing is built.
Draft Interim Defence Standard 00-55
The Steering Group "has determined that the current approach which
is based on system testing and oversight of the design process will, in
the long-term, become cumbersome and inefficient for the assurance
of the safety of increasingly sophisticated software".
"The Steering Group therefore proposes the adoption of Formal De-
sign Methods, based on rigorous mathematical principles, for the im-
plementation of safety-critical computer software".
Levels of Formal Methods
Level 0: Static Code Analysis (i.e. no semantic analysis)
Level 1: Specification using mathematical logic or language
with a formal semantics (i.e. meaning expressible in logic)

## Proofs

Formal Specification + Mechanical Proofs
Summary


## N91-17565

# What FM can offer DFCS Design 

John Rushby

Computer Science Laboratory SRI International

## Overview

- What has actually gone wrong in practice?
- What is the pattern?
- What is the solution?


# Advanced Fighter Technology Integration (AFTI) F16 

- Triplex DFCS to provide two-fail operative design
- Analog backup
- Digital computers were not synchronized
- "General Dynamics believed synchronization would introduce a single-point failure caused by EMI and lightning effects"


## AFTI F16 DFCS Redundancy Management

- Each computer samples sensors independently, uses average of the good channels, with wide threshold
- Single output channel selected from among the good channels
- Output threshold $15 \%$ plus rate of change
- Four bad values in a row and the channel is voted out


## AFTI F16 Flight Test, Flight 15

- Stores Management System (SMS) relays pilot requests for mode changes to DFCS
- An unknown failure in the SMS caused it to request mode changes 50 times a second
- DFCS responded at a rate of 5 mode changes per second
- Pilot said aircraft felt like it was in turbulence
- Analysis showed that if aircraft had been maneuvering at the time, DFCS would have failed


## AFTI F16 Flight Test, Flight 36

- Control law problem led to "departure" of three seconds duration
- Sideslip exceeded $20^{\circ}$, normal acceleration exceeded -4 g , then +7 g , angle of attack went to $-10^{\circ}$, then $+20^{\circ}$, aircraft rolled $360^{\circ}$, vertical tail exceeded design load, failure indications from canard hydraulics, and air data sensor
- Side air data probe blanked by canard at high AOA
- Wide threshold passed error, different channels took different paths through control laws
- Analysis showed this would cause complete failure of DFCS and reversion to analog backup for several areas of flight envelope


## AFTI F16 Flight Test, Flight 44

- Asynchronous operation, skew, and sensor noise led each channel to declare the others failed
- Analog backup not selected (simultaneous failure of two channels not anticipated)
- Aircraft flown home on a single digital channel
- No hardware failures had occurred


## AFTI F16 Flight Test

- Repeated channel failure indication in flight was traced to roll-axis software switch
- Sensor noise and asynchronous operation caused one channel to take a different path through the control laws
- Decided to vote the software switch
- Extensive simulation and testing performed
- Next flight, same problem still there
- Found that although switch value was voted, the unvoted value was used


## X29 Flight Test

- Three sources of air data on $\times 29 \mathrm{~A}$ : nose and two side probes
- If value from nose is within threshold of both side probes, use nose probe value
- Threshold is large due to position errors in certain flight modes
- If nose probe failed to zero at low speed it would still be within threshold of correct readings
- Aircraft would become unstable and "depart"
- Caught in simulation but 162 flights had been at risk


## HiMAT Flight Test

- Single failure in redundant uplink hardware
- Software detected this, and continued operation
- But would not allow the landing skids to be deployed
- Aircraft landed with skid retracted, sustained little damage
- Traced to timing change in the software that had survived extensive testing


## Gripen Fight Test, Flight 6

- Unstable aircraft
- Triplex DFCS with Triplex analog backup
- Yaw oscillations observed on several flights
- Final flight had uncontrollable pitch oscillations
- Crashed on landing, broke left main gear, flipped
- Traced to control laws


## Space

- Voyager computer clocks skipped 8 seconds at Jupiter due to high radiation levels (AW\&ST Aug 7, 1989)
- So "continuous resynchronization" provided at Neptune
- Also, remember STS-1: "The bug heard round the world" (SEN Oct 1981)


## FDIR and Crew Interface

- Imaginary crash scenario
- Broken fan blade on port engine
- Port vibration sensor saturates, limiter cuts in
- Vibration travels down wing, shakes starboard engine
- Starboard vibration sensor reports the attenuated vibration
- Only starboard vibration warning light comes on in cockpit
- Pilot shuts down the good engine, crashes short of runway
- Similar to British Midland 737 crash in 1989


## Complexity and Integration

- "The.FMS of the A320 'was still revealing software bugs until mid-January,' according to Gérard Guyot (Airbus test and development director). There was no particular type of bug in any particular function, he says. 'We just had a lot of flying to do in order to check it all out. Then suddenly it was working,' he says with a grin" (Flight International, 27 Feb 1989)
- The ATF hardware is ready to go, but cannot be flown because the software engineers "can't get all the 0's and 1's in the right order" (Northrop Engineer, 7 Aug, 1990)


## Complexity and Integration

| As of early 1988 | A300 | A310 | A320 |
| :--- | :--- | :--- | :--- |
| Put in service | 1982 | 1983 | 1988 |
| Number in service | 16 | 149 | 3 |
| Flight Hours | 16,000 | 810,000 | 2,000 |
|  | Computers |  |  |
| Autopilot | 2 FCC | 2 FCC | 2 FMGC |
| Rudder | 2 FAC | 2 FAC | 2 FAC |
| Autothrottle | 1 TCC | 1 or 2 TCC |  |
| Slats and flaps |  | 2 SFCC | 2 SFCC |
| Elevator/aileron |  | 2 EFCU | 2 ELAC |
| Spoilers |  | 2 FLC | 3 SEC |
| Fuel management |  | 2 CGCC |  |
| Instruments |  | 3 SGU | 3 DMC |
| Brakes |  |  | 2 BSCU |
| Engines |  |  | 2 FADEC |
|  |  |  |  |

## Analog, Mechanical Backups

- Do mechanical and analog backups reduce the requirement for ultra-reliability in DFCS?
- Not if the DFCS is providing stability augmentation or envelope protection
- Similar problem in ATC-potential to move traffic at higher rates than the backup can handle
- No FAA certification credit for mechanical rudder and trim-tab on A320


# Analysis: Dale Mackall, NASA Engineer AFTI F16 Flight Test 

- Nearly all failure indications were not due to actual hardware failures, but to design oversights concerning asynchronous computer operation
- Failures due to lack of understanding of interactions among
- Air data system
- Redundancy management software
- Flight control laws

FLIGHT CONTROL SYSTEM ON SYSTEM INTERACTIONS


## Analysis: NASA-LaRC 1988 FCDS Technology Workshop

- Lack of fully effective design and validation methods with support tools to enable engineering of highly-integrated, flight-critical digital systems
- Complexity of failure containment, test coverage, FMEA, redundancy management, especially in the face of increased integration of flight-critical functions
- Sources of failure:
- Multiple independent faults (never observed)
- Single point failures (observed sometimes)
- Domino failures (most common?)


## Analysis: Scientific Foundations

- It is time to place the development of real-time systems on a firm scientific basis. Real-time systems are built one way or another because that was the way the last one was built. And, since the last one worked, we hope that the next one will. (Fred Schneider)
- "Not far from there (CNRS-LAAS), Airbus Industries builds the Airbus A320s. These are the first commercial aircraft controlled solely by a fault-tolerant, diverse computing system. Strangely enough this development owes little to academia. (IEEE Micro, April 1989, p6)


## Analysis

- The problems of DFCS are the problems of systems whose complexity has exceeded the reach of the intellectual tools employed
- Intuition, experience, and techniques derived from mechanical and analog systems are insufficient for complex, integrated, digital systems


## Synthesis

- Computer science has been addressing issues of systematic design, fault tolerance, and the mastery of complexity with some (limited) success for the last 20 years
- But there has been little interest in learning about, and applying this knowledge to, real-time control systems in general (and little opportunity to apply it to DFCS)
- And little of the lore and wisdom of practical real-time control system design has been captured and analyzed

What Computer Science Can Offer DFCS

- Systematic techniques for the construction of trustworthy software, including:
- Techniques for the precise specification of requirements and the development of designs
- Systematic approaches to the design and structuring of distributed and concurrent systems
- Fault tolerant algorithms
- Systematic methods of testing and analytic methods of verification
- Where do formal methods come in?


## Applied Mathematics and Engineering

- Established engineering disciplines use applied mathematics
- As a notation for describing systems
- As an analytical tool for calculating and predicting the behavior of systems
- Computers can provide speed and accuracy for the calculations


## Applied Mathematics and Software Engineering

- The applied mathematics of software is formal logic
- Formal Logic can provide
- A notation for describing software designs-formal specification
- A calculus for analyzing and predicting the behavior of systems-formal verification
- Computers can provide speed and accuracy for the calculations
- Calculating the behavior of software is an exercise in formal reasoning-i.e., theorem proving


## Formal Methods

- Methodologies for using mathematics in software engineering
- Can be applied at many different levels, for both description and analysis

0 . No application of formal methods

1. Quasi-formal pencil and paper techniques
2. Mechanized quasi-formal methods
3. Fully formal pencil and paper techniques
4. Mechanically checked fully formal techniques

## Benefits of Formal Specification

- Unambiguous description facilitates communication among engineers
- Early detection of certain errors
- Encourages systematic, thoughtful approach, reuse of well-understood concepts
- As documentation, reduces some of the difficulties in maintenance and modification


## Benefits of Formal Verification

- Subjects the system to extreme scrutiny, increasing designers' understanding of their own creation
- Helps identify assumptions, increases confidence
- Encourages simple, direct designs, austere requirements-better systems
- Encourages and supports a systematic, derivational approach to system design
- Complements testing and allows it to focus on fundamentals


## Conclusion: What FM Can Offer DFCS

- Precise notations for specifying requirements and designs
- Concepts and structure for systematic design
- Intellectual tools for analyzing the consistency of specifications and the conformance of designs
- A way to regain intellectual mastery of complex systems and their interactions


## Recommendations

- Just adding formal methods to existing practice is inappropriate
- Capture and analyze lore and wisdom (and mistakes) of actual DFCS designs
- Apply modern Computer Science (including Formal Methods) to develop building blocks for principled DFCS design
- Ultimately, build one and fly it!


# What Can Formal Methods Offer to Digital Flight Control Systems Design? 

Formal Methods Workshop<br>NASA Langley Research Center<br>Hampton, VA.

August 20-23, 1990

Donald I. Good
Computational Logic, Inc.


#### Abstract

Formal methods research is beginning to produce methods which will enable mathematical modeling of the physical behavior of digital hardware and software systems. The development of these methods directly supports the NASA mission of increasing the scope and effectiveness of flight system modeling capabilities.

The conventional, continuous mathematics that is used extensively in modeling flight systems is not adequate for accurate modeling of digital systems. Therefore, the current practice of digital flight control system design engineering.

Formal methods research is showing that by using discrete mathematics, very accurate modeling of digital systems is possible. These discrete modeling methods are still in an embryonic stage. But when they are fully developed, they will bring the traditional benefits of modeling to digital hardware and software design. Sound risks of unsafe flight control.


# Digital Flight Control Systems Design? 

Donald I. Good

Computational Logic, Inc.
1717 West Sixth, Suite 290
Austin, Texas 78703
512-322-9951
good@cli.com
"Formal Methods" Enable
Mathematical Modeling
of
Digital Systems
(Hardware and Software)

NASA Mission Objective: Increase the scope and effectiveness of flight system modeling capabilities. -- Lee Holcomb, NASA HQ, 1990.

## Why Model?

For either design of a new system or operation of an old one, modeling provides...

Benefits: early error detection

- Saves time
- Saves money
- Saves operational disruption
- Saves operational mishaps

Risks: model misrepresents system

- Inaccurate
- Incomplete

Kinds of models: physical, analog, schematic, mathematical.

Blanchard and Fabrycky. Systems Engineering
and Analysis, Prentice Hall, 1990.

## Why a Mathematical Model?

- High abstraction
- High precision
- Simulate by manipulating symbols
- Represent large classes of system states
- Use mathematical deduction

Get a lot of system simulation for a little symbol manipulation.

## Operational Safety

Operating a system safely requires

- accurate predictions
of how it will behave.
Accurate predictions can be obtained from
- sound deductions about
- accurate mathematical models
of system behavior.

A Classic Model
Free Fall Distance:

$$
\begin{aligned}
& \text { ee Fall Distance. } \\
& f(b, t)=[g(b) * t * * 2] / 2 \\
& g(b)=\text { if } b=\text { "earth" then } 32 \\
& \text { else if } b=\text { "moon" then } . .
\end{aligned}
$$

$t$ is time (sec)
$f(b, t)$ is distance (ft)
Simulation:

$$
\begin{aligned}
& \text { mulation: } \\
& \begin{aligned}
\mathrm{f}(\text { "earth", } .7) & =[32 * .7 * * 2] / 2 \\
& =16 * .49 \\
& =7.84 \mathrm{ft}
\end{aligned}
\end{aligned}
$$

## Power of Mathematical Deduction

Suppose 0 le to le tl.

$$
t \text { in }[t 0 . . t 1]
$$

f("earth", t) in (32*[t0..t1]**2) /
$\mathrm{f}($ "earth", t ) in 16 * [t0..t1]**2
f("earth",

$$
\begin{array}{r}
\text { t) in } 16 *[t 0 * * 2 \ldots t 1 * * 2] \\
(* * \text { is monotonic) }
\end{array}
$$

Physical simulation of this result is impossible because [t0..t1] contains an infinite number of

## Validating a Model

- Ultimately, the accuracy of a model of a physical system must be validated by testing it against measured, observed behavior of the actual physical system.
- One cannot construct a mathematical proof that a model is an accurate representation of a physical system.
- Typically, one iterates through a process of
- stating a mathematical model
- testing it against physical observations
- adjusting the model


## Hardware Model Observables

## A hardware system

 is composed of physical switches.Nancy Stern. From ENIAC to UNIVAC: An Appraisal of the Eckert-Mauchly Computers. Digital Equipment Corporation, 1981.

Next page.

## $24 \mathrm{r}^{r}$ ar







## Use Discrete Mathematics to Model Hardware

- Switches by binary digits
- Operation by recursive functions
so $\begin{array}{lllllllllllll}-1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$

|  | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$|$

-------------------------------

| $s 2$ | $\mid$ | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

000

## An MC68020 Machine Model

MC68020(s, n) $=$
if haltp(s) or $n=0$
then $s$
else MC68020 (NEXT(s), n-1)
$\operatorname{NEXT}(s)=$
if evenp(pc(s)) then if $p c_{\text {readp }}(\operatorname{mem}(s), p c(s))$ then EXECUTE (FETCH (pc $(s), s)$, else halt (s update_pc(s,...)) else halt(s, pc(s, pc_signal) else halt(s,pc_odd_signal)
EXECUTE(ins,s) =
... [50 pages for $90 \%$ user ins.] ...
Provides a mathematically precise and consistent machine language reference manual.

Yuan Yu. PhD Thesis (in progress). University of

## The VIPER Machine

A 32-bit microprocessor "whose functions are totally predictable."

- Accumulator
- 2 index registers
- Program counter
- Comparison register
- 16 instructions

Avra Cohn. A Proof of Correctness of the VIPER Microprocessor: The First Level. Technical Report 104, University of Cambridge Computer Laboratory, January, 1987.
W. J. Cullyer. Implementing High Integrity Systems: The VIPER Microprocessor. In Computer Assurance, COMPASS 88. IEEE, June, 1988.

## A VIPER Machine Model

$\operatorname{NEXT}($ ram, $p, a, x, y, b$, stop $)=$
if stop
then (ram, $p, a, x, y, b$, stop) if then (ram, new, $a, x, y, b, T$ ) else ... [about 7 pages] ...
where
ram - a memory of 32-bit words
p - 20-bit program counter
$x, y$ - 32-bit index registers
stop - stop flag

## The FM8502 Machine

A 32-bit microprocessor.

- 2 address architecture
- 4 addressing modes
- 8 general purpose registers
- $2^{19}$ 20-bit instructions

Warren A. Hunt, Jr. FM8501: A Verified
Microprocessor, Ph.D. Thesis, The University of
Texas at Austin, 1985. of Automated Reasoning. Vol. 5, No. 4, Dec 1989.

## An FM8502 Machine Model

FM8502 (ms,mn) $=$
if $\operatorname{not}(l i s t p(m n))$
then ms
else FM8502 (NEXT (ms), rest (mn))

NEXT (ms) =
list (next_memory next_register_file(ms), next_carry_fläg (ms), next_overflow_flag(ms), next_zero_flag (ms), next_negāive_flag(ms) )
... [about 10 pages] ...

## An FM8502

 Register Transfer ModelGATES (gs,gn) =
if not(listp(gn))
then gs
else GATES (COMB LOGIC( gs, Car (mn)),
$\operatorname{cdr}(\mathrm{gn}))$
COMB_LOGIC (gs,gn) =
... [on bit operators, egg., b_xor] ...
where
gs
legs
flags

- [regs, flags, mem, int-regs]
mem
- 4 Boolean
int-regs - $2^{32} 32$-bit vectors
32-bit vectors for internal registers, flags, latches


## Connecting the Models



Theorem: H(ms,mn) ->

Under the conditions H ,

- the fm8502 model is just as accurate as gates - but with some details suppressed by $u$.


## Software Model Observables

 Programming languages provide a wide variety of ways of describing them, but the observables are still switches, and so are programs!
## Models of Programmed Machines

- A machine is programmed by setting the switches which it will interpret as instructions during its operation. (Before stored-program machines, this process was called "setting up" the machine.)

$$
\begin{array}{lllllllllll}
1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
\hline 1 & \text { prog } & 1 & \text { data } & &
\end{array}
$$

- These switches are the program. They control the subsequent operation of the machine.
- A computer program is a physical control mechanism.
- The bit string " 011000 " is a mathematical description of the control mechanism.


## A Model of a Programmed Machine

A model of machine $м$ operating on initial state so for $k$ (so) steps under the control of the program
described by po is given by

$$
M(s 0, k(s o))
$$

where
so

$$
\begin{aligned}
& \text { - a machine state such that } \\
& \operatorname{prog}(\mathrm{s} 0)=\mathrm{p} 0
\end{aligned}
$$

prog (s) - a function that extracts the program description from $s$

## Operating Requirements

A model of a machine programmed to satisfy an operating requirement $R(s 0, s k)$ is given by

$$
R(s 0, M(s 0, k(s o)))
$$

## A Program Description, po

0882 000D 0002 088B 0002 0003004 B 0003 008F 0005 00000004 D 0002000900410002 OOOF 10CB 00020000 31cB 00020000 12CB 0002 000D 13CB 0002 0002 0CCB 00020004 ODCE 000200050 ECB 00020006 0FCB 00020007004100020008 50cB 00020000 1048
 0003000200410003 009F 00DA 0003 01DE 00030848000300020041000300081888 00029848000400027002 LABE 00000003 r84B 00070002 DB4B 00060002 R84B 0005 000 E OCDO OOOE OCCA OOOL OCA 002 SB4B 000200020000 000E 09F3 004B 0003 008E


 OOAT OOOE OCDO 088B 000C 0002 084B 0004 0005 0006 0010 084B 0007000300400003






 OOOE OCCA 104B 0003 000C 004D 0003 0041 0003 01F3 000E OCDD OOOA 0a54 000E OCDO 0006004 D 0003000200410003 OOD3 00C3 0003 0003 000T OBCB 0003000208480003





 00020 CB 6004 B 0003 0085 000E 0CDO 088B 0003000300 CB 0003000401 CB 00030000 00410003 00F3 000F OCDD 000A OBCC 000I OOOC 0002084 B 00030002004000030008
 $000 C 004 D 0003000200410003000300 C B$ 0003 004B 0003 00B5 000E OCCA 104B 0003

 $00060 C 13104800020008004 \mathrm{~B} 0003$ 00D 000500020041000500 p 300 Cl 00050005
 004100020100000 Ocg 000 c

 $09 F 3$ 104B 00050009004 D 0005000200410005000300 COP 104B 0003 000E 0002




 000202 D 5000379 C 7000300030000 3848 00040004000438410004000308 Cs 0004 00410004000408 cs 0004000200000202000370004784500040003004100040003


## [752 16-bit words]

## The Kit Separation Kernel

- Uses a modified FM8501 (ms,mn) machine
- Interrupts for timer and I/O
- Process management
- fixed number of processes
- process scheduling (round robin)
- process communication (message passing)
- response to error conditions
- Device management for character I/O to asynchronous devices
- Memory management uses hardware protection

William R. Bevier. Kit: A Study in Operating System Verification. IEEE Transactions on Software Engineering. November 1989.

## Kit Operating Requirement, R



## The CLInc Stack


 5, No. 4, Dec 1989 . Automated Reasoning. Vol.

## The Piton Language

The Piton language has

- execute-only program space
- read/write global arrays
- recursive subroutine calls
- formal parameters
- user-visible stack
- stack-based instructions
- flow-of-control instructions.

The cross assembler produces an FM8502 binary core image.

## The Micro Gypsy Language

The Micro Gypsy subset of Gypsy has

- types integer, boolean, character
- one dimensional arrays parameters
- sequential control structures if, loop,
- condition handling signal..when.

The compiler produces Piton.

## The Stack Theorem

Theorem: $H^{\prime}(y x, y p, y d, y n) ~->$

$$
\begin{aligned}
& \text { uGypsy }(y x, y p, y d, y n)= \\
& U^{\prime}\left(\text { gates } \left(D^{\prime}(y x, y p, y d),\right.\right. \\
& \left.\left.K^{\prime}(y x, y p, y d, y n, m d)\right)\right)
\end{aligned}
$$

Proof: Mechanically checked.
Under the conditions $\mathrm{H}^{\prime}$,

- the uGypsy model is just as accurate as gates
- but with many details suppressed by $\mathrm{U}^{\prime}$.


## Boyer-Moore Logic

Robert S. Boyer, J Strother Moore II. A Computational Logic Handbook, Academic Press,

Matt Kaufmann. A User's Manual for an Interactive Enhancement to the Boyer-Moore Theorem Prover. TR 19, Computational Logic, Inc., 1988.

## A Hierarchy of Models of a Programmed Machine

 $R(y x 0, y p 0, y d 0, y d k)$uGypsy (yx0,yp0,yd0, yk (yx0,yp0,yd0)) piton(ps0, $\mathrm{pk}(\mathrm{ps} 0)$ )
fm8502 (ms0, $\mathrm{mk}(\mathrm{ms} 0)$ )
gates (gs0,
gk(gso))

Corresponding to these is a hierarchy of program descriptions....

## Operating Requirement

procedure mull (var ans:fm8502 int; i,j:fm8502_int) =
begin
ENTRY j ge 0;
EXIT ans $=\operatorname{NTIMES}(i, j)$; pending;
end;
type fm8502_int $=\quad \begin{aligned} & \text { integer }[-(2 \star * 31) \ldots(2 * * 31)-1] ;\end{aligned}$
\{A Simple Problem Domain Theory\}
function NTIMES( $x, y$ :integer) :integer $=$ begin exit (assume result $=$
if $\mathrm{y}=0$ then 0
else if $y=1$ then $x$ else $x+\operatorname{NTIMES}(x, y-1)$
fie fir);
end;

## Gypsy Program Description

procedure mull (var ans:fm8502_int; i,j:fm8502_int) =
begin
ENTRY $j$ ge 0 ;
EXIT ans $=\operatorname{NTIMES}(i, j)$;
var k:fm8502_int $:=0$;
k := j;
ans $:=0$;
loop
ASSERT $j$ ge $0 \& k$ in [0..j]
\& ans $=\operatorname{NTIMES}(i, j-k)$;
if $k$ le 0 then leave end;
ans := ans + i;
$\mathrm{k}:=\mathrm{k}-1$;
end;
end;

## Piton Program Description

(MG-MULT
(K ZERO ONE B ANS I J) ; formals
NIL
(PUSH-IOCAL ANS)
(PUSH-CONSTANT (INT O))
(CALL MG-SIMPLE-CONSTANT-ASSIGNM $\quad ; \mathbf{k}:=j ;$
(PUSH-IOCAI K)
(PUSH-IOCAI J)
(CALL MG-SIMPLE-VARIABLE-ASSIGNMENT)
(DL L-1 NIL (NO-OP)) ; IOOP
(PUSH-LOCAI B)
(PUSH-IOCAL K)
(PUSH-LOCAL ZERO)
(CALL MG-INTEGER-LE) ; if $b$ then leave (PUSH-IOCAI B)
(FETCH-TEMP-STK)
(TEST-BOOL-AND-JUMP FALSE L-3)
(PUSH-CONSTANT (NAT O))
(POP-GLOBAL C-C)
(JUMP L-2)
(JUMP L-4)
(DL L-3 NIL (NO-OP))
(DL L-4 NIL (NO-OP)) ; ans $:=$ ans $+i$;
(PUSH-LOCAI ANS)
(PUSH-IOCAI ANS)
(PUSH-LOCAI I)
(CALL MG-INTEGER-ADD)
(PUSH-GLOBAL C-C)
... [14 more support routines] ...

# FM8502 Program Description 

 (M-STATE(B00000000000000000000001011000000 B000000000000000000000011111100011 800000000000000000000000000000000 B000000000000000000000010001000111 B00000000000000000000000000000000 B00000000000000000000000000000000
F F $\boldsymbol{F}$
( ( 800000000000011111000001001000001 (
800000000000011111000001001011011800000000000011111000000000100010 800000000000011111000000010011000 B000000000000111110000001001011011 B00000000000000110000000010000010 800000000000000000000000000000001 B00000000000011111000000010111011 800000000000011111000001001101100 B00000000000011111000000010011000 B00000000000000010000000010100101 B00000000000011111000000010001100 800000000000000000000010001001101 80000000000001111100000100110110080000000000001110000000010000101 800000000000000000000000000000000 B00000000000011111000000010011000 B00000000000011111000001001101100 B00000000000000110000000010000010 B00000000000000010000000010100101 8000000000000111110000000101111011 80000000000000000000010001001101 B000000000000111111000000010011000 800000000000001110000000010000101 10000000000011111000000010001100 800000000000011111000000000001000 B000000000000111111000000110011011 30000000000001111100000000100000180000000000000000000000000011100 80000000000011111000000000011010 B00000000000011111000000000111010 B000000000000111111000000000100010 800000000000011111000001001000001 80000000000001111100000100101101180000000000011111000001001011011 800000000000000000000000000000001 1000000000011111000000010011000 B000000000000111111000001001101100 800000000000000110000000010000010 B00000000000000000000000000000000 B00000000000011111000000010011000 B00000000000011111000001001101100 00000000000000110000000010000010 B00000000000000010000000010100101 B000000000000011111000000010111011 800000000000000000010001001101 B0000000000011111000000010011000 3000000000002110000000010000101 B000000000000111111000000010001100 8000000000111100000000001000 800000000000000 8000000000001111000000001000001 B000000000000111110000000000110100 B00000000000011111000000000011010 8000000000000111111000000000111010 800000000000011111000000000100010 B00000000000011111000001001000001 800000000000011111000000010011000 B000000000000111111000001001011011 B00000000000000110000000010000010 800000000000000000000000000000001 B00000000000011111000000010111011 800000000000011111000001001101100 800000000000011111000000010011000 800000000000000010000000010100101 B00000000000011111000000010001100 800000000000000000000010001001101 B00000000000011111000001001101100 B000000000000001110000000010000101 B00000000000000000000000000000010 B000000000000111111000000010011000 80000000000000111000001001101100 B00000000000011111000000010000010 8000000000000000000000010100101800000000000011111000000010111011 80000000000000110000100010011018000000000000111110000000010001100 800000000000011111000000010011011800000000000011111000001001101100 800000000000010110000000101101011 100000000000010110000010101100100 B00000000000000000000000000000001 B00000000000001011000000101111000 800000000000000000000000000000000 B0000000000001111110000000110011000 ... [10 more pages] 10 ) 100000000000011111000000010111011

## Mathematical Requirements

- Unambiguous: Requirements have a welldefined interpretation that tells exactly what they do say.
- Analyzable: Do the requirements say the "right" thing?

$$
R(x, y) \rightarrow \text { good_thing }(x, y)
$$

- Consistency: Requirements contain no contradictions.
- Enable modeling a program component before building it (and thereby save the time and cost of designing a poor program.)

To get these benefits, the requirements notation must have a rigorous mathematical foundation (semantics).

## Design >> Requirements

- There is more to designing a digital system than just stating and refining mathematical requirements.
- One must still construct a program for some machine.
- Mathematical models of commonly used languages and machines are still very scarce.


## Summary

For either design of a new system or operation of an old one, mathematical modeling of digital flight control systems offers

Benefits: early error detection

- Saves time
- Saves money
- Saves operational disruption
- Saves operational mishaps

Risks: model misrepresents system

- Inaccurate
- Incomplete


## Conventional Non-Wisdom

Use "formal methods" (mathematical modeling)

- only after a system is built to certify it
- only before a system is built to design it
- to guarantee perfect system behavior
- to eliminate the need for testing

- Research Objectives
- Reliable Computing Platform
- High-Level Design Specifications
- Correctness Proofs
- Voting Patterns
Digital Flight Control Systems


Research Objectives
- Establish hardware/software platform for ultra-reliable computing
- Use fault-tolerant computer architecture
- Use formal methods to prevent design and implementation errors
- first specify in conventional mathematical notation
- then specify and mechanically verify in EHDM
- Construct reliability model to quantify reliability estimate

Task Characteristics
Application


suo!s!̣วa

Reliability model of quadruplex version of system



[^5]$M$ frames $=1$ cycle

$M_{i}>0$ subframes per frame
$K$ tasks
$(i, j)=\operatorname{cell}($ frame,subframe)
ST: scheduled task for cell $(i, j)$
TI: task inputs for cell $(i, j)$ \{tasks have no permanent state $\}$
AO: actuator output tasks
IR: initial task inputs


Uniprocessor Model

 exec $: \operatorname{Sin} \times O S \_$state $\times\{0 . . M-1\} \times n a t \rightarrow D$
$\operatorname{exec}(s, u, i, j)=f_{S T(i, j)}(\arg (T I(i, j)[1], s, u, i, j), \ldots, \arg (T I(i, j)[n], s, u, i, j))$
$\arg :$ triple $\times \operatorname{Sin} \times O S \_$state $\times\{0 . . M-1\} \times n a t \rightarrow D$
$\arg (t, s, u, i, j)=$ if $t . t y p e=\operatorname{sensor}$
then $s[t, i]$
else if $t . i=i \wedge t . j<j$
then $\operatorname{exec}(s, u, i, t . j)$
else u.results $(t . i, t . j)$

Replicated Processor Model
The replicated processor model is based on a replicated state and transitions that allow for
faults in the replicates

$$
\text { Repl :ICin } \times \text { Repl_state } \times \text { fault_status } \rightarrow \text { Repl_state }
$$

$\left.\qquad \operatorname{Repl}(c, r, \Phi)={ }_{k=1}^{R} R T(c, r, k, \Phi)\right]$
$R T(c, r, k, \Phi)=$ if $\Phi[k]$ then $\perp$ else $\left(f r a m e \_v o t e ~\right.$
$f r a m e \_v o t e(r, \Phi)=\operatorname{maj}\left(\left[l_{l=1}^{R} F V_{l}\right]\right)$
where $F V_{l}=$ if $\Phi[l]$ then $\perp$ else $r[l] . f r a m e \oplus 1$
$m a j:$ sequence $(D \cup\{\perp\}) \rightarrow D \cup\{\perp\}$

$V P:\{0 . . M-1\} \times$ nat $\times\{0 . . M-1\} \rightarrow\{T, F\}$
$V P(i, j, n)=T$ iff we are to vote $O S . r e s u l t s(i, j)$ during frame $n$.
A Simple Fault Model

$$
\begin{aligned}
& \begin{array}{l}
\qquad \begin{array}{l}
\mathcal{W}:\{1 . . R\} \times \text { nat } \times \text { fault_fn } \rightarrow\{T . F\} \\
\mathcal{W}(k, n, \mathcal{F})=\forall j: 0 \leq j \leq \min \left(n . N_{R}\right) \supset \sim \mathcal{F}(k, n-j)
\end{array} \\
\text { A processor that is nonfaulty; but not yet working, is considered to be recovering. The number } \\
\text { of working processors is given by: }
\end{array} \\
& \begin{array}{l}
\qquad \mathcal{H}(\boldsymbol{n} . \mathcal{F})=\mid\{k \mid \mathcal{W}(k, n, \mathcal{F})\} \\
\text { Definition } 1 \text { The Maximum Fault. Assumption for a given farlt function } \mathcal{F} \text { is that } \omega(n, \mathcal{F})> \\
R 2 \text { for every frame } n \text {. } \\
\text { - Hll theorems about state machine correctness are predicated on this assumption. }
\end{array} \\
& \text { on this assumption. }
\end{aligned}
$$

Correctness State Machine
Framework For Proving
anctions needed to bridge the gap between the two machines are those that do the $f$ Mowing:

1. Map sensor inputs for $U M$ into replicated sensor inputs for $R M$.
2. Map replicated actuator outputs from $R M$ into actuator outputs for $U M$.
3. Map replicated OS states of $R M$ into uniprocessor $\operatorname{OS}$ states of $U M$.

Correctness Criteria

Derived Correctness Criteria

Sufficient Conditions for Correctness
Generic State Machine Correctness Criteria
$\Uparrow$
Replicated OS Correctness Criteria
$\Uparrow$
Consensus Property
$\Uparrow$
Replicated State Invariant
$\Uparrow$
Full Recovery Property
$\Uparrow$
Voting Pattern
Intermediate Assertions
Definition 4 (Consensus Property) For $\mathcal{F}$ satisfying the Maximum Fault Assump-
tion, the assertion

$$
\mathcal{W}(p, n-1, \mathcal{F}) \supset r_{n-1}[p]=\operatorname{maj}\left(r_{n-1}\right) \wedge r_{n}[p]=\operatorname{maj}\left(r_{n}\right)
$$

holds for all $p$ and all $n>0$.
Definition 5 (Replicated State Invariant) For fault function $\mathcal{F}$ satisfying the Max-
imum Fault Assumption, the following assertion is true for every frame $n$ :

$$
\begin{aligned}
& (n=0 \vee \sim \mathcal{F}(p, n-1)) \supset \\
& r_{n}[p] \cdot \operatorname{frame}=\operatorname{maj}\left(r_{n}\right) \cdot f \operatorname{rame}=n \bmod M \wedge \\
& (\forall i, j: \operatorname{rec}(i, j, \mathcal{L}(p, n, \mathcal{F}), \mathcal{H}(p, n, \mathcal{F}), T) \supset \\
& \left.r_{n}[p] \cdot \operatorname{results}(i, j)=\operatorname{maj}\left(r_{n}\right) \cdot \operatorname{results}(i, j)\right) .
\end{aligned}
$$

Recovery Concepts

Definition 6 (Full Recovery Property) The predicate $\operatorname{rec}\left(i, j, f, N_{R}, T\right)$ holds for
all $i, j, f$.
Continuous Voting


Cyclic Voting

$$
V P(i, j, k)=(i=k) \quad \forall i, j, k
$$

$$
\begin{aligned}
& N_{R}=M+1 \\
& \text { - Only results just computed will be voted in a frame } \\
& \text { - More practical } \\
& \text { - Proof almost as simple }
\end{aligned}
$$

荡



Summary - Ultra-reliable control systems hard to achieve

- Simple fault-tolerant design postulated
- Formal specification of design constructed
- Preliminary correctness proofs obtained
- Will extend from here

[^6]N91-17568

A Verified Model of Fault-Tolerance

$$
\begin{aligned}
& \text { Transient Faults are Common and Important } \\
& \text { NASA-LaRC } 1988 \text { FCDS Technology Workshop: }
\end{aligned}
$$



[^7]Goal
A model of a replicated system with exact-match voting

- A fault model that includes transients
- A theorem that establishes the conditions under which the
system provides fault tolerance
- A formal specification of the model and a mechanically
checked verification of the theorem that is consonant with
the journal-level presentation
Status
- Model based closely on that developed by Butler, Caldwell,
and DeVito at LaRC, but simplified and more abstract
- Does not model frames and cycles
- Does not model sensor failure or loss of frame counter
- Model and theorem described in draft journal-level report

Specification and verification in Ehdm completed (Jim
Caldwell provided stimulation and help in the proof)

- Currently reconciling the two
- Next step is to address the (o

Sets
sets: MODULE [T: TYPE]
EXPORTING ALL
THEORY
set: TYPE IS function[T -> bool]

Cardinality


## Sensors etc.

| C: TYPE |
| :---: |
| a, c: VAR C |
| cell_types: TYPE = (sensor_cell, actuator_cell, task_cell) |
| cell_type: function [C $\rightarrow$ cell_types] |
| sensors: TYPE FROM C WITH (LAMBDA $c$ : cell_type $(\mathrm{c})=$ sensor_cell) |
| actuators: TYPE FROM C WITH (LAMBDA $c: \operatorname{cell}$-type $(c)=$ actuator_cell) |
| ```active_tasks: TYPE FROM C WITH (LAMBDA c : cell_type(c) /= sensor_cell)``` |
| voted: TYPE FROM C |
| voted_ax: AXIOM |
| (c IN actuators IMPLIES c IN voted) |
| AND ( $c$ IN voted IMPLIES NOT (c IN sensors)) |
| Gbar: function[C, C $\rightarrow$ bool] |
| sensor_ax: AXIOM (EXISTS a : $\operatorname{Gbar}(\mathrm{a}, \mathrm{c})$ ) IFF NOT (c IN sensors) |

Simple Machine

TCC's
first argument to task in dependency *) first TCC generated for the
Replicated Machine
Replicated Machine


Foundation etc.

$O K(i)(c)=(\forall n:$ committed-to $(c) \leq n \leq w h e n(c) \supset \neg \mathcal{F}(i)(n))$.
$\operatorname{MOK}(c)=\exists \Theta \subseteq R,|\Theta|>r / 2, i \in \Theta \supset O K(i)(c)$.

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  | (( ( (W) (T) I LON SAITdWI <br>  |
|  |  |
|  | : T Vaqw |
|  | $=[[D] 7$ s <- y]uotyounf : |

Theorem

safe: RECURSIVE function[C -> bool] =
(LAMBDA $c: \operatorname{MOK}(c)$ AND (FORALL a : Gbar (a, c) IMPLIES safe(a)))
BY dowhen
$=[$ T00Q <- D]uotzounf :702x100

If
then

The Proof correctness_proof: MODULE USING correctness, votedstep, nonvoted_step, sensor_step, noetherian [C, Gbar] PROOF
Summary

- Formal specification and verification revealed typos in the
original report
- Exposed omission in original proof
- Coniirmed that Ehdm has the capability to specify interesting
and useful properties in a direct, natural, and readable manner

[^8]20

## The Design and Proof of Correctness of a Fault-Tolerant Circuit

William R. Bevies
William D. Young

Computational Logic, Inc.<br>1717 W. 6th Street<br>Austin, Texas

## What We Accomplished

- A formal statement of Interactive Consistency Conditions ${ }^{1}$ in the Boyer-Moore logic.
- A formal statement of the Oral Messages algorithm $O M$ in the BoyerMoore logic.
- A mechanically checked proof that $O M$ satisfies the Interactive Consistency conditions.
- A mechanically checked proof of the optimality result: no algorithm can tolerate fewer faults than $O M$ yet still achieve Interactive Consistency.
- The use of $O M$ in a functional specification for a fault-tolerant device.
- A formal description of the design of the device.
- A mechanically checked proof that the device design satisfies the specification.
- An implementation of the design in programmable logic arrays.

[^9]
## A Stack of Related Machines



## The Specification

The specification is a function that describes a finite state machine.

At every step, each of $N$ processes

1. reads its sensor input,
2. exchanges its sensor value with all other processes,
3. produces an interactive consistency vector (ICV) that contains what it concludes is each other process's value, and
4. applies a filter function to the ICV to produce an output.

## Properties of the Specification Function

The exchange of sensor values is accomplished by an algorithm called $O M$.

OM achieves interactive consistency. That is,

A process sends a message to $n-l$ destination processes.

1. All non-faulty destination processes agree on the same received value.
2. If the sending process is non-faulty, then every non-faulty destination process receives the message sent.
$O M$ has been defined as a function in the Boyer-Moore logic, and a proof that interactive consistency is achieved has been mechanically checked.

## Formal Statement of Correctness of $O M$

Let

- $n$ be the number of processes,
- $L$ be the set $\{0, \ldots, n-1\}$,
- $g, i, j \in L$ be process names,
- $x$ be $g$ 's local value, and
- $m$ give the number of rounds of information exchange.

The interactive consistency conditions are stated as follows.

$$
\begin{aligned}
& \neg \text { faulty(i) } \\
& \text { \& } \neg \text { faulty }(j) \\
& \text { \& 3.faults }(L)<n \\
& \& \text { faults }(L) \leq m \\
& \rightarrow \\
& O M(n, g, x, m) / i\rangle=O M(n, g, x, m) / j\rangle, \\
& \neg \text { faulty }(g) \\
& \text { \& } \neg \text { faulty }(i) \\
& \text { \& 3faults }(L)<n \\
& \text { \& faults }(L) \leq m \\
& \rightarrow \\
& O M(n, g, x, m)[i]=x
\end{aligned}
$$

## Specification Abstraction

The following aspects of the specification are not constrained:

1. The number of processes.
2. The types of the input and output values.
3. The nature of the filter function.

## What Interactive Consistency Guarantees

The specification can be thought of as a function which

- receives a sequence of $N$-tuples of input values, and
- produces a sequence of $N$-tuples of output values.


Because of Interactive Consistency, we can conclude:

At each step, all non-faulty processes agree on their output iff the total number of processors exceeds three times the number of faulty processors.

## The Device Design

Goal: Design 4 identical circuits which, when operating synchronously, achieve Byzantine agreement.


## A Process Internal State



## Process Steps

$0: \underset{\text { icv }[\overline{3}]}{\operatorname{data} \text { out }[i]} \leftarrow$ sense, $i \in\{0,1,2\}$
$1: m[0, i] \leftarrow \operatorname{input}[i], i \in\{0,1,2\}$
data out $[0] \leftarrow \operatorname{input}[1]$
data_out $[1] \leftarrow$ input $[0]$
data-out $[2] \leftarrow$ input $[0]$
cloc $\overline{\mathrm{k}} \leftarrow \mathrm{clock}+1$
2: m[1,i] $\leftarrow$ input $[i], i \in\{0,1,2\}$ data_out $[0] \leftarrow \mathrm{m}[0,2]$
data_out $[1] \leftarrow \mathrm{m}[0,2]$ data_out $[2] \leftarrow \mathrm{m}[0,1]$ cloc $\overline{\mathrm{k}} \leftarrow \mathrm{clock}+1$
$3: m[2, i] \leftarrow \operatorname{input}[i],. i \in\{0,1,2\}$ clock $\leftarrow$ clock +1
1: icv[0] majorily $(\mathrm{m}|0,0|, \mathrm{m}[1,2], \mathrm{m}[2,1])$ $\operatorname{icv}[1] \leftarrow$ majority $(\mathrm{m}[0,1], \mathrm{m} \mid 1,0], \mathrm{m}[2,2])$ icv[2] $\leftarrow \operatorname{majority}(m \mid 0,2], \operatorname{m}[1,1], m[2,0])$ clock $\leftarrow$ clock +1

5: Actuator $\leftarrow$ filter(icv)
clock $\leftarrow$ clock +1
6: clock $\leftarrow$ clock +1
$7:$ clock $\leftarrow$ clock +1

## Surnmary of Device Design

1. Four identical devices.
2. Only internal and external data flow specified, data width not.
3. Filter function constrained to tolerate ICV rotations.

## Correctness of Device Design



## Device Implementation

## by Larry Smith



Verifying an Interactive Consistency Circuit:
A Case Study in the Reuse of a Verification Technology


Mark Bickford<br>Mandayam Srivas

Odyssey Research Associates, Inc. 301A Harris B. Dates Drive

Ithaca, NY 14850.
This talk presented the work done at ORA for NASA-LRC in the design and formal verification of a hardware implementation of a scheme for attaining interactive consistency (byzantine agreement) among four microprocessors. The microprocessors used in the design are an updated version of a formally verified 32-bit, instruction-pipelined, RISC processor, MiniCayuga. The 4-processor system, which is designed under the assumption that the clocks of all the processors are synchronized, provides ''software control'' over the interactive consistency operation. Interactive consistency computation is supported as an explicit instruction on each of the microprocessors. An identical user program executing on each of the processors decides when and on what data interactive consistency must be performed.

This exercise also served as a case study to investigate the effectiveness of reusing the technology which had been developed during the MiniCayuga effort for verifying synchronous hardware designs. MiniCayuga was verified using the verification system Clio which was also developed at ORA. To assist in reusing this technology a computer-aided specification and verification tool was developed. This tool specializes Clio to synchronous hardware designs and significantly reduces the tedium involved in verifying such designs. The talk presented the tool and described how it was used to specify and verify the interactive consistency circuit.

## Summary

## Achicvements

1. Formalization of abstract Byzantine agreement algorithm.
2. Use of this algorithm to specify a hardware device.
3. A mechanically checked proof that the device design is correct.
4. The implementation of the device form the low-level design.

## Limitations

1. Assumes synchronized behavior of the processes.

# Verifying an Interactive Consistency Circuit: <br> A Case Study in the Reuse of a Verification Technology 

Mark Bickford Mandayam Srivas

Odyssey Research Associates, Inc.
301A Harris B. Dates Drive Ithaca, NY 14850.

Objectives of the Work

- Design an efficient hardware implementation for a 4-processor architecture
- Use verified MiniCayuga's in the design
- Verify the design
- Reuse MiniCayuga verification technology
- A method of modeling synchronous hardware designs in the Clio verification system
- Formalizing a class of properties most commonly encountered in verifying designs
- A "standard" proof strategy

Clio: A functional Language Based
Verification System

- Caliban: A modern functional language eg., higher order functions, data hype, lary.er.

$$
\begin{aligned}
\text { least: } \rho x= & x, \rho x \\
& \text { least } \rho x+1
\end{aligned}
$$

- Assertion Lwel : Full Pope birth equality on Caliban terms

$$
\begin{aligned}
& \text { Prop }:=(p)(x) \sim\left[!(\text { least } p x)^{\prime}={ }^{-} \text {True' }\right] \\
& V{ }^{\prime} p(\text { logs' }-P x)^{\prime}=\text { 'True }
\end{aligned}
$$

- Interactive Theorem Prover
- rewriting
- Induction
- structural
- Fixed point
- Other Fop proof strategies


# Presentation Outline 

- IC circuit design
- The computer-aided hardware verification tool
- How we verified it
- General observations about the effort


## The Hardware Design: Overview



## Two new instructions:

$$
\begin{aligned}
\text { ICOP REG } \quad \text { - } & \text { initiates and co-orinates } \\
& \text { IC computation } \\
\text { MOVE SREG REG - } & \text { moves special REG to } \\
& \text { general REG }
\end{aligned}
$$

|| check if voter is free Notfree MOVE STATUS REG1

JIF REG1 Notfree ICOP REG2
|| check if IC computation is complete Notready MOVE STATUS REG1

JIF REG1 Notready
|| move the results of IC to general registers
MOVE SREGO REG3
MOVE SREG1 REG4
MOVE SREG2 REG5

## The Hardware Design: Overview



Fault Region 4

Fault Region2


Fault Region 3

- voter separate from processor: modularity
- point-to-point connection: electrical isoIation
- serialize data transfers: number of pins Vs. time
- Fault region: processor, voter, and the connections they feed
- no absolute indexing scheme for processors/voters
- relative indexing scheme: succ, succ ${ }^{2}$, succ ${ }^{3}$
- IC vectors will be stored in the processors in the order of their successors
- Underlying assumption: clocks are synchronized with at most a bounded skew
- hold sender's signal stable for one phase longer than needed

IC System Design Behavior


- Initiate: draw the attention of voter (1)
- Load: transfer private values (2)
- Exchange: exchange received values (6)
- Compute: compute and store IC vector (3)


$$
r \quad(\operatorname{lin},-\pi+\cdots
$$

Comiroller State Machine

# MiniCayuga Processor: Summary 

- Inspired by Cayuga (Cornell University)
- 32-bit RISC processor
- Design characteristics
- 32 general purpose registers
- small and simple instruction set
- 3-stage instruction pipeline: fetch, compute, writeback
- delayed jump, pipeline stalling, internal forwarding
- interrupt

What do we prove ?

## Assuming

- every Cayuga-FT is about to execute an ICOP,
- every Voter is ready to vote, and
- there is at most one faulty region,
then, 12 cycles later the system state will satisfy the following conditions:
- The IC vectors in the processors are identical "up to rotation."
- The IC vectors are correct w.r.t. to the processor private values 12 cycles earlier.


## A Computer-Aided Verification Tool

- Specializes Clio to the domain of finite state controller systems
- Design specification generation
- Verification condition formulation
- Automatic proof support


11
Controlker State Machine

Finite State Controller Systems (FSCS)

- Central Controller + Data Path components
- Component behavior is specified as a set of actions
- Controller is specified as an FSM which schedules a set of actions on the components.
- Timing Model
- Every transition corresponds to a clock cycle (with multiple phases)
- An action may have zero or more units (phases) of delay
- Actions are synchronized with state transitions


## Specification technology reused

- a method of formalizing the intended operational model of an FSCS in Caliban/Clio
designspecgen : :
data-path-structure ->
controller-structure $\rightarrow$
controller-schedule ->
actions-behavior $->$ design-spec

Execute : : STATE $\rightarrow$ STATE
"single clock cycle behavior of design"

Proof technology shared

- Form of the most commonly proved conditions
- Invariant conditions

- Advance conditions

- Proof strategy: "controlled symbolic evalcation (rewriting) with selective case-splits"

The Specification Hierarchy

Step


Rationale for the hierarchy

- Decompose proofs into manageable units
- Need for the black level
- introduce "error" actions
- type of Execute is different from that of action
- Implication of intermediate levels
- pro: proof can take "bigger" steps
- con: must come up with intermediate abstract specification


## Top Level Specification

```
||cNetState ::~ <<(INDEX -> FTCstate),
|| (INDEX -> Voterstate), Interrupts>>
IcNetStep <<ftc,vtr, int:rest>> =
    <<newftc,newvtr ,rest>>
    where newftc index
            = fault_ftc_step index ftc (ftcinput index)
        newvtr index
            = fault_vtr_step index vtr (vtrinput index)
        ftcinput index
            = make_ftc_in (select_int index int)
                                    (fault_to_proc index ftc vtr)
vtrinput index
    = Voterinput index ftc vtr
                                    (ftcinput index )
```

fault_ftc_step index s in =
FtCayugaStep (s index) in , ~ (faulty index)
byzCayugaStep (s index) in
fault_vtr_step index s =
voterstep (s index) , ~(faulty index)
byzstep (s index)

## Formal Statement of Correctness

MainTheorem :=
Preconditions 's' $\Rightarrow$ ResultConsistent 's'
ResultConsistent 's' :=
Consistent 'icvec s (Iterate \#12 IcNetStep s)'
Consistent 'array' :=
'faulty index'='False' =>

> IndexConsistent 'array' 'index'

IndexConsistent 'array' 'index' :=

$$
\begin{aligned}
& \text { ('faulty (succ index)'='False'=> } \\
& \text { '(array index).succ'='array (succ index)') } \\
& \text { \& ('faulty (succ2 index)' }=\text { 'False' }=> \\
& \text { '(array index).succ2'='array (succ2 index)') } \\
& \text { \& ('faulty (succ3 index)' }=\text { 'False' }=> \\
& \text { '(array index).succ3' }=\text { 'array (succ3 index)') }
\end{aligned}
$$

Preconditions 's' :=
Proper_icnet 's' \& Sync 'LDP1' 's' \& All_go 's'

Sync 'cs' '<<ftc, vtr,inlist>>' :=
('faulty ONE' = 'False' $\Rightarrow$
'control (vtr ONE)'='cs')
\& ('faulty TWO' = 'False' $\Rightarrow$
'control (vtr TWO)'='cs')
\& ('faulty THREE' = 'False' =>
'control (vtr THREE)'='cs')
\& ('faulty FOUR' = 'False' =>
'control (vtr FOUR)' $=$ 'cs')

All_go 's' :=
('faulty ONE' ='False' =>
('go_of (vtr s ONE)'='False' \& 'go_signal s ONE'='
\& ('faulty TWO'='False' $\Rightarrow$
('go_of (vtr s TWO)'='False' \& 'go_signal s TWO'='
\& ('faulty THREE'='False' $\Rightarrow$
('go_of (vtr s THREE)'='False' \& 'go_signal s THRE
\& ('faulty FOUR' $=$ 'False' $\Rightarrow$
('go_of (vtr s FOUR)'m'False' \& 'go_signal s FOUR'

## Preconditions 's' :=

Proper_icnet 's' \& Sync 'LDP1' 's' \& All_go 's'

```
Sync 'cs' '<<<ftc,vtr,inlist>>' :=
    ('faulty ONE' = 'False' =>
    'control (vtr ONE)'='cs')
    & ('faulty TWO' = 'False' =>
    'control (vtr TWO)'='cs')
    & ('faulty THREE' = 'False' =>
    'control (vtr THREE)'='cs')
& ('faulty FOUR' = 'False' =>
    'control (vtr FOUR)'='cs')
```

All_go 's' :=
('faulty ONE'='False' =>
('go_of (vtr s ONE)'='False' \& 'go_signal s ONE'='GO'))
\& ('faulty TWO'='False' =>
('go_of (vtr s TWO)'='False' \& 'go_signal s TWO'='GO'))
\& ('faulty THREE'='False' =>
('go_of (vtr s THREE)'='False'
\& 'go_signal s THREE'=(GO'))
\& ('faulty FOUR'='False' =>
('go_of (vtr s FOUR)'='False'
\& 'go_signal s FOUR'=(GO'))

## The proof strategy reused

"controlled symbolic execution of design"

1. Instantiate the states of components and inputs with appropriate symbolic constants.
2. Add all the conditions on the constants implied by the preconditions of the theorem as hypothesis.
3. Symbolically evaluate design.
4. Try case-splitting on all the conditionals automatically.
5. If either of the previous two steps seem to take too long, then case-spilt on the controller states and inputs before symbolic evaluation (step 3).

## New technology needed

- Modeling faulty behavior
- Specification
- determining the right hierarchy
- writing intermediate "abstract" spec
- defining abstraction function (ABS)
- Proof: "design level properness" implies
"abstract level properness"


## General Observations

- An engineering-oriented verification experience
Lilith $\rightarrow$ MiniCayuga $\rightarrow$ IC circuit
- Methodology: top-down + bottom-up
- Level of effort: 1 man year
- building the tool
- developing designs
- verification


## Verification Effort Milestones

- formulated a top level correctness statement
- designed and verified a simple voter circuit
- specified voter and processor for a continuous voting scheme
- designed and verified second voter design
- discovered continuous voting scheme was "hard to synchronize"
- respecified voter and processor for a voting-on-demand scheme
- redesign and reverify voter
- verified overall system
- verified processor
- To integrate theorem proving based verification technology into the design process we need:
- more machine assistance
- domain specialization
- The next step ?
- A useful way of reporting failed proof attempts
- Interaction with motivated and patient engineering design teams and projects
N91-17571


# Hardware Verification at Computational Logic, Inc. 

Bishop C. Brock Warren A. Hunt, Jr.

Computational Logic Incorporated 1717 West Sixth Street, Suite 290 Austin, Texas 78703-4776

+15123229951<br>Brock@CLI.COM, Hunt@CLI.COM

## Talk Topics

- Hardware Verification: What Is It?
- Formal Methods: What Good Are They?
- Verification Methodology
- Present Accomplishments
- Expected Near Term Results
- Present Trends
- Future Directions
- Collaborations and Technology Transfer
- Technology Enablers
- Conclusions


## Hardware Verification: What Is It?

The mathematical formalization of the specification of any (all) aspects of hardware design.

We specifically are interested in the design of hardware for digital computing.

## Goals:

- Completely replace programmer's manuals, timing diagrams, interface specifications, power requirements, etc. with clear precise formulas.
- Provide a perfectly clear foundation upon which systems can be built.


## Formal Methods: What Good Are They?

Formal methods in the U.S. have a bad credit rating.
Over the years, good mechanized software verification systems have been constructed.

Good software verification tools are being extended to include hardware verification, thus providing good systems verification tools.

Hardware verification seems more tractable than software verification:

- few, repeatedly-used, low-level constructs;
- specification domain is less abstract (fairly concrete); and
- formal methods can be used incrementally.

Last point is critical, note Bryant's work.

## Our Verification Methodology

We employ the Boyer-Moore logic to:

- write design specifications;
- write behavioral specifications; and
- record relations.

The Boyer-Moore theorem prover

- insures that definitions are well formed;
- checks that proofs are correct; and
- manages our evolving database of facts.


## Present Accomplishments

Our application of formal methods to hardware specification and verification include:

- Core RISC specification;
- FM8502 microprocessor verification;
- verification of circuits using standard TTL components;
- a formalization of a simple HDL; and
- verified synthesis of combinational circuits.

Let us consider several in more detail.

## Core RISC

Bill Bevier has formally specified a set of instructions that characterize a Core RISC-complient processor. This formalization includes:

- byte, half-word, and long-word memory accesses;
- Boolean, natural number, and integer ALU operations;
- a minimum register set; and
- an exception mechanism.

The emphasis here has been on mathmatically modeling the instruction set.

Our study of RISC architectures indicates that we need to be able to model multi-phase clocking schemes before we attempt to design a build a verified Core RISC processor. This effort is ongoing.

## The FM8502 Fabrication

Currently, our primary effort involves the fabrication of the FM8502 microprocessor.

This fabrication effort is a test-of-concept; that is, can we manufacture formally modeled circuits and get them working?

The FM8502 microprocessor is a 32-bit general purpose microprocessor with:

- 32-bit addressing;
- 16 general-purpose registers;
- two-address architecture;
- 5 addressing modes;
- a 16-function ALU
- extensive flag support; and
- little else.


| MODE | OPERAND | DESCRIPTION |
| :---: | :---: | :--- |
| 00 | Rn | Register Direct |
| 01 | $(\mathbf{R n})$ | Register Indirect |
| 10 | (Rn) | Register Indirect Pre-decrement |
| 11 | (Rn)+ | Register Indirect Post-increment |


| OP-CODE | OPERATION | DESCRIPTION | STORE-CC | CONDITION |
| :---: | :--- | :--- | :---: | :--- |
| 0000 | $\mathrm{~b}<-\mathrm{a}$ | Move | 0000 | Carry clear |
| 0001 | $\mathrm{~b}<-\mathrm{a}+\mathrm{l}$ | Increment | 0001 | Carry set |
| 0010 | $\mathrm{~b}<-\mathrm{a}+\mathrm{b}+\mathrm{c}$ | Add with carry | 0010 | Overflow clcar |
| 0011 | $\mathrm{~b}<-\mathrm{b}+\mathrm{a}$ | Add | 0011 | Overflow sct |
| 0100 | $\mathrm{~b}<-0-\mathrm{a}$ | Negation | 0100 | Not negative |
| 0101 | $\mathrm{~b}<-\mathrm{a}-1$ | Decrement | 0101 | Negative |
| 0110 | $\mathrm{~b}<-\mathrm{b}-\mathrm{a}-\mathrm{c}$ | Subtract with borrow | 0110 | Not zero |
| 0111 | $\mathrm{~b}<-\mathrm{b}-\mathrm{a}$ | Subtract | 0111 | Zero |
| 1000 | $\mathrm{~b}<-\mathrm{a} \gg 1$ | Rotate right through carry | 1000 | Higher |
| 1001 | $\mathrm{~b}<-\mathrm{a} \gg 1$ | Arithmetic shift right | 1001 | Lower or same |
| 1010 | $\mathrm{~b}<-\mathrm{a} \gg 1$ | Logical shift right | 1010 | Greater or equal |
| 1011 | $\mathrm{~b}<-\mathrm{b}$ XOR a | XOR | 1011 | Less |
| 1100 | $\mathrm{~b}<-\mathrm{b}$ OR a | OR | 1100 | Greater |
| 1101 | $\mathrm{~b}<-\mathrm{b}$ AND a | AND | 1101 | Less or equal |
| 1110 | $\mathrm{~b}<-$ NOT a | NOT | 1110 | True |
| 1111 | $\mathrm{~b}<-\mathrm{a}$ | Move | 1111 | False |

## The FM8502 Implementation Specification

To be able to manufacture the FM8502 with some precision, we have been working on the formalization of an HDL.

We will prove the correctness of our HDL description of the FM8502, and then translate our HDL description into a commercial HDL.

Our HDL provides our lowest-level model for the FM8502 implementation:

- every internal gate and register is described;
- every I/O pad is defined; and
- we expect to validate our test vectors directly on our HDL description.

Our HDL specification also includes all of the internal test logic.

## The FM8502 Pinout

Below is a pictorial diagram of the FM8502 pinout. Quite a number of pins are allocated to testing purposes.


## A Formal HDL

Our HDL is structured like commercial HDL's:

- netlist based;
- heirarchicaly structured;
- occurence-oriented; and
- allows multiple views of circuits.

We have a formal specification of our HDL:

- a predicate recognizes well-formed circuits; and
- several interpreters define the semantics.


## HDL Examples of Circuits

' (HALF-ADDER (A B)
(SUM CARRY)
(( GO (SUM) B-XOR (A B))
( G1 (CARRY) B-AND (A B))) )


The following full-adder specification refers twice to the half-adder specification above.
' (EULL-ADDER (A B C)
(SUM CARRY)
( ( T0 (SUM1 CARRY1) HALF-ADDER (A B))
( T1 (SUM CARRY2) HALF-ADDER(SUM1 C))
( T2 (CARRY) B-OR(CARRY1 CARRY2))))


## Verified Synthesis

We perform synthesis by

- writing circuit generator programs;
- verifying the circuit generator programs; and
- then running the generators to produce provably correct circuits.

In other words, after a circuit has been generated we need not inspect it for the Boolean correctness.

## An ALU Generator

We have an arbitrary size, 16 -function ALU generator which is:

- programmable -- ALUs with different internal structure can be produced;
- "intelligent" -- internal buffers are only added when needed; and
- has been verified to generate correct $n$-bit, gatelevel ALU descriptions.

Simple translators can convert the ALU descriptions into conventional CAD languages (e.g., VHDL).

To replay the proof only takes about 20 (Sun 3) minutes.

## ALU Generator Output Summary

Summarized below are some characteristics of the ALUs generated by our verified ALU generator.

| ALU Characteristics |  |  |  |
| :---: | :---: | :---: | :---: |
| Size | Gate Count | Fanout | Delay |
| 1 bit | 126 | 8 | 12 |
| 2 bits | 149 | 8 | 14 |
| 4 bits | 196 | 8 | 17 |
| 8 bits | 297 | 8 | 22 |
| 16 bits | 491 | 8 | 26 |
| 32 bits | 880 | 8 | 30 |
| 64 bits | 1665 | 8 | 35 |
| 128 bits | 3227 | 8 | 39 |

Payoff: It only takes 0.6 seconds to generate a correct 32-bit ALU, 1.3 seconds for a 64-bit ALU, and 3.1 seconds for a 128 -bit ALU.

## Expected Near Term Results

Several projects underway which will conclude this year are:

- an ability to verify sequential circuits generators; and
- the fabrication of the FM8502 microprocessor.

We are using both combinational and sequential logic synthesis techniques in the fabrication of the FM8502.

We will be able to generate a correct $n$-bit microprocessor (so long as the word size is large enough to contain FM8502 instructions.)

We will generate a gate-array specification directly.
We are generating our test-vectors directly from our formal circuit specifications.

## Present Trends

There is increasing interest in:

- boolean comparison -- which should lead the way to more general purpose techniques;
- register-transfer specifications with circuit verification;
- formalization of self-timed circuits;
- formalization of timing behavior; and
- transformational systems.

These trends are all indicative of increased use of formal techniques for hardware specification and verification.

And these techniques are being applied incrementally.

## Future Directions

In the future we hope to:

- formalize a subset of VHDL (using our Ada formalization experience);
- perform tool verification (e.g., logic minimizer, tautology checkers);
- verify a Core RISC microprocessor with memory management; and
- continue our work on formalizing hardware interfacing and use specifications.

This last item is hardest and has the biggest payoff.

## Industrial Collaborations

We have been working with DEC for two years.
Motorola may attempt the specification (and possibly the verification) of one of their microcontrollers.

## Technology Transfer

We highly value interactions with industry; we all profit.

Our formal techniques may be used incrementally, i.e., "creeping formalization."

Industry first employs our techniques for (unambiguous) specification, later for verification.

Specification is a big problem for industry -- formal specification allows analysis without exhaustive testing.

## Technology Enablers

Is the state-of-the-art separating further from the state-of-the-practice?

To enable the use of formal techniques in hardware design we need to:

- train more engineers with formal methods (not train mathematicians to be engineers);
- make existing tools and techniques more accessible to engineers; and
- make formal techniques the most economical method of hardware validation.

A big success or two would help us get industry's attention.

## Conclusions

Formal methods can be used to provide accurate specifications.

Hardware verification provides increased assurance of circuit correctness.

Formal techniques provide a good growth path; they scale up well.

The credit rating of formal techniques is improving.

## Goals:

- Completely replace programmer's manuals, timing diagrams, interface specifications, power requirements, etc. with clear precise formulas.
- Provide a perfectly clear foundation upon which systems can be built.


## Generic Int and

# Microprocessor Verification 

Phillip J. Windley

## Department of Computer Science <br> University of Idaho

August, 1990

This work was sponsored under Boeing Contract NAS1-18586, Task Assignment No. 3, with NASA-Langley Research Center.

## Outline

- Introduction
- Generic interpreters
- Microprocessor Verification
- Future Work


## Microprocessor Verification

- VIPER, the first commercially available, "verified" microprocessor, has never been formally verified.
- The proof was not completed even though 2 years were spent on the verification.


# Microprocessor Verification (continued) 

- Our research is aimed at making the verification of large microprocessors tractable.
- Our objective is to provide a framework in which a masters-level student can verify VIPER in 6 person-months.


## Determining Correct.ness

# In VIPER (and most other microprocessors), the correctness theorem was shown by proving that the electronic block model implies the macro-level specification. 



## The Problem <br> (continued)

- Microprocessor verification is done through case analysis on the instructions in the macro level.
- The goal is to show that when the conditions for an instruction's selection are right, the electronic block model implies that it operates : correctly.
- A lemma that the EBM correctly implements each instruction can be used to prove the top-level correctness result.


## The Problem

Unfortunately, the one-step method doesn't scale well because

- The number of cases gets large.
- The description of the electronic block model is very large.


## Hierarchical Decomposition



- A microprocessor specification can be decomposed hierarchically.
- The abstract levels are represented explicitly.


## Interpreters

An abstract model of the different layers in the hierarchy provides a method. ological approach to microprocessor verification.

- The model drives the specification.
- The model drives the verification.


## Interpreters <br> (top level)



## Specifying an Interpreter (overview)

We specify an interpreter by:

- Choosing a $n$-tuple to represent the state, S.
- Defining a set of functions denoting individual interpreter instructions, J.
- Defining a next state function, $\mathbf{N}$.
- Defining a predicate denoting the behavior of the interpreter, $\mathbf{I}$.


## Verifying an Interpreter (overview)

We verify an interpreter, I with respect to its implementation $\mathbf{M}$ by showing

$$
\mathbf{M} \Rightarrow \mathbf{I} .
$$

To do this, we will show that every instruction in J can be correctly implemented by $\mathbf{M}$ :

$$
\begin{aligned}
& \forall j \in \mathbf{J} . \\
& \quad \mathbf{M} \Rightarrow(\forall t: \text { time. } \\
& \quad \mathcal{C}(t) \Rightarrow s(t+n)=j(s(t)))
\end{aligned}
$$

where $\mathcal{C}$ represents the conditions for instruction $j$ 's selection.

## AVM-1

We have designed and are verifying a microcomputer with interrupts, supervisory modes and support for asynchronous memory.

- The datapath is loosely based on the AMD 2903 bit-sliced datapath.
- The instruction format is very simple.
- The control unit is microprogrammed.


## AVM-1's Instruction Set (subset)

| Opcode | Mnemonic | Operation |
| :--- | :--- | :--- |
| 000000 | JMP | jump onn 16 conditions |
| 000001 | CALL | call subroutine |
| 000010 | INT | user interrupt |
| 000110 | LD | load |
| 000111 | ST | store |
| 010000 | ADD | add (3-Operands) |
| 011011 | SUBI | subtract immediate (2-operands) |
| 011111 | NOOP | no operation |

- The architecture is load-store.
- The instruction set is RISC-like.
- There is a large register file.


Figure 5.2: The AVM-1 Datapath

## The Phase-Level Specification

The $n$-tuple representing the state:

$$
\begin{aligned}
\mathbf{S}_{p h a s e}= & (\text { mir }, m p c, \text { reg }, \\
& \text { alatch,blatch }, \text { mar }, \text { mbr }, \\
& c l k, \text { mem }, \text { urom }, \text { ireq }, \text { iack })
\end{aligned}
$$

## The Phase-Level Specification

A typical function specifying an instruction's behavior from $\mathrm{J}_{\text {phase }}$ :
$\vdash_{\text {def }}$ phase_two rep (mir, mpc, reg, alatch, blatch, mbr, mar, clk, mem, urom, ireq, iack) $=$
(mir, mpc, reg,
EL (bt5_val (SrcA mir)) reg,
EL (bt5_val (SrcB mir)) reg, mbr, mar, ( $\mathrm{T}, \mathrm{F}$ ), mem, urom, ireq, Iack mir)

## The Electronic Block Model

The electronic block model is not specified as an interpreter.

- EBM is a structural specification.
- The specification
- is in terms of smaller blocks.
- uses existential quantification to hide internal lines.


## Objects

There are several abstract classes of objects that we will use to define and verify an abstract interpreter.
: *state An object representing system state.
: *key The identifying tokens for instructions.
: time A stream of natural numbers.

We will prime class names to indicate that the objects are from the implementing level.

## Operations

| Operation | Type |
| :--- | :--- |
| inst_list | $:(*$ key $\times(*$ state $\rightarrow *$ state $))$ list |
| key | $: *$ key $\rightarrow$ num |
| select | $: *$ state $\rightarrow *$ key |
| cycles | $: *$ key $\rightarrow$ num |
| substate | $: *$ state $^{\prime} \rightarrow *$ state |
| Impl | $:\left(\right.$ time $\rightarrow *$ state $\left.^{\prime}\right) \rightarrow$ bool |
| clock | $: *$ state $^{\prime} \rightarrow *$ key $^{\prime}$ |
| begin | $: *$ key $^{\prime}$ |

## Interpreter Theory <br> (obligations)

The instruction correctness lemma is important in the generic interpreter verification.

Here is the generic version of that lemma for a single instruction:
$\vdash_{\text {def }}$ INST_CORRECT $s^{\prime}$ inst $=$
$\left(\operatorname{Impl} s^{\prime}\right) \Rightarrow$
$\forall t^{\prime}:$ time $^{\prime}$.
let $s=\left(\lambda t\right.$. substate $\left.\left(s^{\prime} t^{\prime}\right)\right)$ in
let $c=\left(\operatorname{cycles}\left(\operatorname{select}\left(s t^{\prime}\right)\right)\right)$ in
$\left(\operatorname{select}\left(s t^{\prime}\right)=(\right.$ FST inst) $) \wedge$
$\left(\operatorname{clock}\left(s^{\prime} t^{\prime}\right)=\right.$ begin $) \Rightarrow$
$\left(\left(\right.\right.$ SND inst) $\left.\left(s t^{\prime}\right)=\left(s\left(t^{\prime}+c\right)\right)\right) \wedge$
$\left(\operatorname{clock}\left(s^{\prime}\left(t^{\prime}+c\right)\right)=\right.$ begin $)$

## Interpreter Theory <br> (obligations)

Using the predicate INST_CORRECT, we can define the theory obligations:

1. The instruction correctness lemma:

EVERY (INST_CORRECT $s^{\prime}$ ) inst_list
2. Every key selects an instruction:
$\forall k: * k e y$. (key $k)<($ LENGTH inst_list)
3. The instruction list is ordered correctly:

$$
\forall k: * k e y . k=(\text { FST (EL (key } k) \text { inst_list) })
$$

## Generic Interpreters <br> Instantiation



Electronic Block Model

## Interpreter Theory <br> (temporal abstraction)

We need to show a relationship between the state stream at the implementation level and the state stream at the top level.


The function $f$ is a temporal abstraction function for streams.

## Interpreter Theory <br> (definition)

An interpreter's behavior is specified as a predicate over a state stream.
$\vdash_{\text {def }}$ INTERP $s=$ $\forall t$ : time. let $n=(\operatorname{key}(\operatorname{select}(s t))) \mathrm{in}$ $s(t+1)=($ SND $($ EL $n$ inst_list) $)(s t)$

## Interpreter Theory (correctness result)

Our goal is to verify an interpreter, I with respect to its implementation $\mathbf{M}$ by showing

$$
\mathbf{M} \Rightarrow \mathbf{I} .
$$

Here is the abstract result:

$$
\vdash \operatorname{Impl} s^{\prime} \wedge\left(\operatorname{clock}\left(s^{\prime} 0\right)=\text { begin }\right) \Rightarrow
$$

INTERP $(s \circ f)$
where

$$
\begin{aligned}
& s=\left(\lambda t: \text { time } . \text { substate }\left(s^{\prime} t\right)\right) \text { and } \\
& f=(\text { time_abs }(\text { cycles } \circ \text { select }) s)
\end{aligned}
$$

## Instantiating a Theory

Instantiating the abstract interpreter theory requires:

- Defining the abstract constants.
- Proving the theory obligations.
- Running a tool in the formal theorem prover.


## Definitions

We wish to instantiate the abstract interpreter theory for the phase-level. The electronic block model will be the implementing level.

| Operation | Instantiation |
| :--- | :--- |
| inst_list | a list of instructions |
| key | bt2_val |
| select | GetPhaseClock |
| cycles | PhaseLevelCycles |
| substate | PhaseSubstate |
| Impl | EBM |
| Clock | GetEBMClock |
| begin | EBM_Start |

## An Example

After proving the theory obligations, we can perform the instantiation.
let theorem_list $=$
instantiate_abstract_theorems

> 'gen_I'
[Phase_I_EVERY_LEMMA; Phase_I_LENGTH_LEMMA; Phase_I_KEY_LEMMA]
[
" ([(F,F), phase_one;
( $F, T$ ) , phase_two
( $\mathrm{T}, \mathrm{F}$ ) , phase_three
(T,T), phase_four],
bt2_val, GetPhaseClock,
PhaseLevelCycles, PhaseSubstate,
EBM, GetEBMClock, EBM_Start)";
" ( $\lambda$ t:time. (mir $t$, mpc $t, r e g \_l i s t ~ t$, alatch $t$, blatch $t$, mbr_reg $t$, mar_reg $t$, clk $t$, mem $t, u r o m)$ )"
]
'PHASE'; ;

## The Electronic Block Model

```
\vdash EBM rep ( }\lambda\mathrm{ t. (mir t, mpc t, reg t, alatch t, blatch t,
                        mbr t, mar t, clk t, mem t, urom,
                        ireq t, iack t)) =
\exists opc ie_s sm_s iack_s
    amux_s alu_s sh_s mbr_s mar_s rd_s wr_s
    cselect bselect aselect
    neg_f zero_f (float:time->bool).
DATAPATH rep amux_s alu_s sh_s mbr_s mar_s rd_s ur_s
        cselect bselect aselect neg_f zero_f float
        float ireq iack_s iack opc ie_s sm_s
        clk mem reg alatch blatch mar_reg
        mbr_reg reset_e ireq_e ^
    CONTROL_UNIT rep mpc mir clk amux_s alu_s sh_s mbr_s
        mar_s rd_s wr_s cselect bselect aselect neg_f
        zero_f ireq iack_s opc ie_s sm_s urom
        reset_e ireq_e
```

Fully expanded, the electronic block model specification fills about six pages.

## Future Work

- New architectural features.
- Composing verified blocks.
- Verifying operating systems.
- Gate-level verification.
- Byte-code interpreter verification.
- Other classes of computer systems.


## An Example <br> (continued)

After some minor manipulation, the final result becomes:
$\vdash$ EBM
( $\lambda \mathrm{t}$.
(mir t,mpc t,reg_list t, alatch t, blatch $t$, mbr_reg t,mar_reg $t$, clk $t$,mem $t, u r o m)$ ) $==>$
Phase_I
( $\lambda$ t.
(mir t,mpc $t$, reg_list $t$, alatch $t$, blatch $t$, mbr_reg $t$,mar_reg $t$, clk $t$,mem $t, u r o m)$ )

## Conclusions

The generic proof

- Cleared away all the irrelevant detail.
- Formalized the notion of interpreter proofs which has been used in several microprocessor verifications.
- Provided a structure for future microprocessor verifications.

Royal Signals Radar Establishment Malvern, England

The VIPER project has so far produced a formal specification of a 32 bit RISC microprocessor, an implementation of that chip in radiation-hard SOS technology, a partial proof of correctness of the implementation which is still being extended, and a large body of supporting software. The time has now come to consider what has been achieved and what directions should be pursued in future.

The most obvious lesson from the VIPER project has been the time and effort needed to use formal methods properly. Most of the problems arose in the interfaces between different formalisms e.g. between the (informal) English description and the HOL spec, between the block-level spec in HOL and the equivalent in ELLA needed by the low-level CAD tools. These interfaces need to be made rigorous or (better) eliminated.

VIPER 1A (the latest chip) is designed to operate in pairs, to give protection against breakdowns in service as well as design faults. We have come to regard redundancy and formal design methods as complementary, the one to guard against normal component failures and the other to provide insurance against the risk of the common-cause failures which bedevil reliability predictions.

Any future VIPER chips will certainly need improved performance to keep up with increasingly demanding applications. We have a prototype design (not yet specified formally) which includes 32 and 64 bit multiply, instruction pre-fetch, more efficient interface timing, and a new instruction to allow a quick response to peripheral requests. Work is under way to specify this device in MIRANDA, and then to refine the spec into a block-level design by top-down transformations. When the refinement is complete, a relatively simple proof checker should be able to demonstrate its correctness.

## Example of NODEN output

The NODEN analysis suite provides automatic comparison between the specification and design of moderately complex blocks of logic. The following example is taken from the VIPER design. MINOR is the simplest block in the chip, essentially consisting of a three bit counter. Following this paragraph is its specification in NODEN-HDL, whilst on the following pages are a correct and incorrect implementation. The final page shows the output of the comparison program when presented with the erroncous circuit.
\** MINOR STATE LOGIC in NODEN ** \}
FN INCWORD3 = (word3: minor) $->$ word3:
If (VAL3 minor) $=7$
THEN WORD3 0
ELSE WORD3((VAL3 minor) +1 )
FI.

```
BLOCK MINOR = (bool: nextmainbar advance
                                    reset intresetbar)
        -> ( \({ }^{\text {word3: minor) : }}\)
    IF reset OR (NOT intresetbar) OR
    (advance AND (NOT nextmainbar))
    THEN WORD3 0
ELIF advance
    THEN INCWORD3 minor
```

ELSE minor
FI.
\**** 'Library' of primitive gate functions **** \}
FN INV $=($ bool: $a \quad) \rightarrow$ bool: NOT $a$.
FN NAND2 $=$ (bool: $\mathrm{a} \mathrm{b} \quad$ ) $->$ bool: $\operatorname{NAND}(\mathrm{a}, \mathrm{b})$
FN EXNOR=(bool: a $b$ ) $\rightarrow$ bool: $a=b$.
FN ORNAND $=($ bool: $a \mathrm{~b} c \mathrm{~d}) \rightarrow$ bool: $\operatorname{NAND}(\mathrm{a}$ OR $\mathrm{b}, \mathrm{c}$ OR d).
$\backslash$ NB. NAND3 \& NAND4 are built-in functions \}
\**** Correct gate level implementation **** \}
BLOCK MINOR $=$ (bool: nextmnbar advance reset intrstbar) -> (^word3: minor):

BEGIN
LET qbar_1 := NOT (minor[1]),
qbar_2 := NOT (minor[2]).
qbar_3 $:=$ NOT (minor[3]).
LET gb2 := INV(advance).
LET gb4 := INV(reset).
LET gb1 $:=$ NAND4(nextmnbar, advance, gb4, intrstbar).
LET gb3 := NAND3(gb2, gb4, intrstbar).
LET gb7 $:=$ INV (qbar_1).
LET gb8 := EXNOR(qbar_1, qbar_2).
LET gb11 := INV (qbar_2).
LET gb12 := NAND2(gb7, gb11).
LET gb13 := EXNOR(gb12, qbar_3).
OUTPUT (ORNAND (gb7, gb1, gb3, qbar_1), ORNAND (gb8, gb1, gb3, qbar_2), ORNAND (gb13, gb1, gb3, qbar_3)
)

END.
\**** Wrong gate level implementation
BLOCK M_ERR $=$ (bool: nextmnbar advance reset intrstbar) $\rightarrow$ ( word3: minor) :

BEGIN
LET qbar_1 := NOT (minor[1]),
qbar_2 : $=$ NOT (minor [2]),
qbar_3 $:=$ NOT (minor [3]).

LET gb2 $:=$ INV (advance).
LET gb4 $:=$ INV (reset).
LET gb1 $:=$ NAND4 (nextmnbar, advance, gb4, intrstbar).
LET $\mathrm{gb} 3:=$ NAND3(gb2, gb4, intrstbar).
LET gb7 : $=$ INV (qbar_1).
\** Inverted qbar_2 ** \}
LET gb8 $:=$ EXNOR (qbar_1, NOT qbar_2).
LET gb11 : $=$ INV (qbar_2).
\** Missing NAND with gb7 ** \}
LET gb12 $:=g b 11$.
LET gb13 := EXNOR(gb12, qbar_3).
\** Inverted first output ** \} OUTPUT (NOT(ORNAND (gb7, gb1, gb3, qbar_1)), ORNAND (gb8, gb1, gb3, qbar_2), ORNAND (gb13, gb1, gb3, qbar_3)
)
END .

Specification: 'MINOR' Implementation: 'M_ERR'
COMPARISON ERROR: Implementation output 'minor [1]' is always incompatible with the specification of 'minor[1]'; output inverted?

COMPARISON ERROR: Implementation output 'minor [2]' is incompatible with the specification of 'minor[2] under the following circumstances:-

$$
\begin{aligned}
\text { nextmainbar } & =\mathrm{t} \\
\text { advance } & =\mathrm{t} \\
\text { reset } & =\mathbf{f} \\
\text { intresetbar } & =\mathrm{t}
\end{aligned}
$$

For specification output 'minor[3]' - implementation output 'minor[3]' :-

WARNING: Specification depends on minor[1] and implementation doesn't

COMPARISON ERROR: Implementation output 'minor[3]' is incompatible with the specification of 'minor[3] under the following circumstances:-

$$
\begin{aligned}
\text { nextmainbar } & =\mathrm{t} \\
\text { advance } & =\mathrm{t} \\
\text { reset } & =\mathbf{f} \\
\text { intresetbar } & =\mathrm{t} \\
\text { minor }[2] & =\mathbf{f}
\end{aligned}
$$

*** Comparison fails, invalid implementation

## NODEN changes

- Negative integer subranges allowed Egg. TYPE is = INT [-128..127].
- Automatic casts between types Egg. (t,t,f) + bool3_val + i8_val
- 2's compliment []Dol to integer ops.
- Explicit legal value, !boo
- Compiler about four times faster.
- Analyer about twice as fast.

Old NODEN_HDL

FN INCWORD3 = (word3: minor) -> word3:
IF (VAL3 minor) $==7$
THEN WORD3 0
ELSE WORD3 ((VAL3 minor) + 1)
FI.

New NODEN_HDL

FN INCWORD3 $=$ (word3: minor) $\rightarrow$ word3:
IF minor $==7$ THEN 0 ELSE minor +1 FI.

Cullyer w.J. and Pygott C.H. 1987: "Application of Formal Methods to the VIPER Microprocessor", Proc.IEE, 134, 133-141.

Kershaw J. 1987, "The VIPER Microprocessor": RSRE Report 87014.
Pycott C.H. 1988: "NODEN: An Engineering Approach to Hardware Verification", lioc. Worknhop on the fumjon of hal dwatm doaign nnd vorjtication, od. Milno. North Holland.
 n hardware design and description langunge", proceedings of the Conference on Hardwne beacription hanquagea nnd their applicationa, Tokyo, Japan.

Haltert M.F. 1987: "A self-checking computer module based on the VIPER microprocessor", Proc. Safety \& Reliability Society Symposium, Altrincham, UK.

Camilleri A, Gordon $M$, and Melham T. 1986: "Hardware Verification using Higher Order Logic", Proc. IFIP International WG10. 2 Working Conference, North Holland.

Cohn A. 1987: "A proof of Correctness of the VIPER Microprocessor: the First Level", Proc. Workshop on the Verification of Hardware, Calgary, Canada. Kluwer Academic Publishers 1988.

Mrumfitt $\because .1$. et al. 1987: "A Hardware synthesis Methodology", IEE Colloquium un VL:il Syatem Design: Specification and Syntheais, London, October 1987.

Curic 1.F. 1984: "Orwellian frogramming in Safoty-Critical Systoms", froc. Comfaronce on Syatem Implementation Languages - Practice and Experience, luiveraity of Kent at Cianterbury.

Kernhaw d: "The VIPER Microprocessor and its use in critical systems" Software Engineering Journal special issue on Safety Critical Systems (to be published)."

## Why VIPER2?

- Faster, 32 and 64 bit multiply
- Improved interface to outside world
- New design methods now available


## Extra speed by ..

- Instruction pre-fetch
- Dedicated adders for $P$ and indexing
- Half-cycle overlaps rather than full cycle

Speed more than $3 x$ at same clock frequency

# On-board Multiply Instructions 

Three separate instructions, $F=13,14,15$

- Signed, 32 bit product, stop on OVF
- Unsigned, LS 32 bits of product
- Unsigned, MS 32 bits of product


## Improved interface

\author{

- "Call on signal" instruction
}
- "Frame restart" input
- Longer setup and hold times on memory and I/O cycles


## New design methods

# Top-down synthesis by correctness-preserving transformations 

- Starts from specification in MIRANDA
- Generates proof as part of design process
- May scale up better than post hoc proof


## VIPER 1 A perspective

The present chip falls in between the main application areas:

- Automotive and comms: too expensive, minimum system too big ( 5 memory chips)
- Avionics: not fast enough, no multiply
- Space: about right, tiny market







# Dependable 

## Error

## Reporting






N91－17574

# Mechanical Proofs of Fault－tolerant Clock Synchronization 

N．Shankar

## Computer Science Laboratory SRI International

## Overview

Introduction to clock synchronization protocols?
A schematic formulation of clock synchronization (Schneider).

The Interactive Convergence Algorithm (Lamport/Melliar-Smith).

Verification of Schneider's formulation (Shankar).

Verification of Interactive Convergence (Rushby/von Henke).

A hardware-oriented clock synchronization protocol (Infis/Moore).

Verification of Infis/Moore's protocol (Rushby/Shankar).

The EHDM Specification/Verification
Environment.
Conclusions.

## Main Observations

- Fault-tolerant clock synchronization is a critical component of a real-time control system.
- Proofs of the correctness of clock synchronization are complex and subtle.
- Informal proofs tend to be tenuous in these domains.
- Formal verification is a useful way to reduce errors and achieve reliable designs.
- Specification/Verification could contribute to the scientific foundations of reliable engineering.


## Fault-tolerant systems

- Critical real-time control systems such as "fly-by-wire" digital avionics.
- Replicated processors are used to provide hardware fault-tolerance.
- Results are periodically voted.
- Clocks must be synchronized to ensure approximately synchronous behaviour across nonfaulty processors.


## Clock Synchronization

- Clocks start synchronized.
- Over time, the clocks drift apart.
- The clocks are periodically synchronized by
- an exchange of clock values
- computation of a mutually agreeable clock value
- adjustment of the logical clock


## Byzantine Clocks

Three clocks $A, B, C$.
Suppose clocks drift away from real time by upto a minute an hour.
$C$ is faulty.
Clocks resynchronize around noon and exchange clock values.
$A$ reads 12:00 and $B$ reads 11:59
$A$ transmits 12:00 to $B$ and $C$.
$B$ transmits 11:59 to $A$ and $C$.
$C$ maliciously transmits 12:01 to $A ; 11: 58$ to $B$.


## Byzantine Clocks

Three clocks $A, B, C$.
Clocks drift from real time by upto a minute an hour.
$C$ is faulty.
Clocks resynchronize around noon and exchange clock values.
$A$ reads 12:00 and $B$ reads $11: 59$
$A$ resets its clock to the mean of the acceptable clock values, i.e., 12:00.
$B$ similarly resets itself to $11: 59$.
$A$ and $B$ are not any closer following resynchronization.


## Clock Generalities

No global clocks - single point of failure, therefore not fault-tolerant.

Synchronization is with respect to other clocks, not real time, though such protocols do exist.

Clocks drift at rate $\rho$ with respect to real time.
Period of drift $R$ between resynchronization rounds.
$\epsilon$ bounds the error in reading clock values.
To keep clocks synchronized to within $\delta$, clocks should be within $\delta_{s}$ following resynchronization, and

$$
\delta>\delta_{s}+2 \rho R
$$

Each clock uses the same convergence function to synchronize to within $\delta_{s}$.

## Typical numbers (from Rushby/von Henke)

| Parameter | Value | Explanation |
| :--- | :--- | :--- |
| $N$ | 6 | No. of Clocks |
| $R$ | 104.8 msec. | Period |
| $\delta_{0}$ | $132 \mu \mathrm{sec}$. | Initial skew |
| $\epsilon$ | $66.1 \mu \mathrm{sec}$. | Reading error |
| $\rho$ | $15 \times 10^{-6}$ | Drift rate |
| $\delta$ | $271 \mu \mathrm{sec} .(F=1)$ | Maximum skew |

## Clock Requirements

- R1: At any instant, two nonfaulty clock readings should be no further than $\delta$ apart.
- R2: There should be a small bound on the adjustment needed to resynchronize a clock.


## Schneider's Schema

A generalization of various protocols consisting of:

- Assumptions on the behavior of nonfaulty physical clocks.
- Constraints on the computation of nonfaulty logical clocks.

These assumptions and constraints are used to derive a bound on the skew between two nonfaulty logical clocks, i.e.

$$
\left|L C_{p}(t)-L C_{q}(t)\right| \leq \delta
$$

## Physical Clock Assumptions

$N$ clocks with at most $F$ faulty.
$t_{p}^{i}$ is the time at which $p$ resets its clock for the $i$ 'th time.

Interval between resets is bounded:

$$
r_{\min } \leq t_{p}^{i+1}-t_{p}^{i} \leq r_{\max }
$$

Skew between resets is bounded: $\left|t_{p}^{i}-t_{q}^{i}\right| \leq \beta$
Bounded drift rate w.r.t. real time: for $s>t$

$$
(s-t)(1-\rho) \leq C_{p}(s)-C_{p}(t) \leq(s-t)(1+\rho)
$$

## Logical Clock Assumptions

A Convergence function $C f n$ is used to compute the adjusted logical clock.

Let $\Theta_{p}^{i}(q)$ be $p^{\prime}$ s reading (estimate) of $q$ 's logical clock at time $t_{p}^{i}$.

Then $L C_{p}\left(t_{p}^{i}\right)=C f n\left(p, \Theta_{p}^{i}\right)$
The $i$ 'th adjustment to be applied to the physical clock to derive the logical clock is

$$
A d j_{p}^{i}=C f n\left(p, \Theta_{p}^{i}\right)-C_{p}\left(t_{p}^{i}\right)
$$

In general the logical clock is defined to be

$$
L C_{p}(t)=C_{p}(t)+A d j_{p}^{i}
$$

for $t_{p}^{i} \leq t<t_{p}^{i+1}$
$\epsilon$ bounds error with which clocks are read.
Additionally, certain assumptions on behavior of a satisfactory convergence function.

## Translation Invariance

Adding $X$ to each clock reading, adds $X$ to the value of the convergence function.

For any $X$ and $\theta$ mapping clock numbers to clock readings

$$
C f n(p,(\lambda q: \theta(q)+X))=C f n(p, \theta)+X
$$

Translation invariance is used to compare the values of convergence functions at $t_{p}^{i}$ and $t_{q}^{i}$.

## Precision Enhancement

Formalizes the intuition that

- the closer the good clocks are to each other
- the closer the different readings of the same good clock
- then the closer the resulting convergence function values


## Precision Enhancement (contd.)

Given any predicate $P$ on clocks 0 to $N-1$ that holds of at least $N-F$ clocks.

Given $p, q$, such that $P(p)$ and $P(q)$.
Given $\theta_{p}$ and $\theta_{q}$ such that

- If $P(l)$ and $P(m)$, then $\left|\theta_{p}(l)-\theta_{p}(m)\right| \leq Y$
- If $P(l)$ and $P(m)$, then $\left|\theta_{q}(l)-\theta_{q}(m)\right| \leq Y$
- If $P(l)$, then $\left|\theta_{p}(l)-\theta_{q}(l)\right| \leq X$

Then there exists a bound $\pi(X, Y)$ such that

$$
\left|C f n\left(p, \theta_{p}\right)-C f n\left(q, \theta_{q}\right)\right| \leq \pi(X, Y)
$$

Illustrative example to follow.

## Accuracy Preservation

Bounds the adjustment away from a good clock reading.

Given any predicate $P$ on clocks 0 to $N-1$ that holds of at least $N-F$ clocks.

Given that $P$ holds of $p$ and $q$.
Given $\theta_{p}$ such that whenever $P(l)$ and $P(m)$ for any two clocks $l$ and $m$, then

$$
\left|\theta_{p}(l)-\theta_{p}(m)\right| \leq Z
$$

Then

$$
\left|C f n\left(p, \theta_{p}\right)-\theta_{p}(q)\right| \leq \alpha(Z)
$$

That is, if the good clock readings are within $Z$, the adjustment away from a good clock reading is no more than $\alpha(Z)$.

## The Final Result: Agreement

- A1: $\beta \leq r_{\text {min }}$

Synchronization rounds are distinct

- A2: $\delta_{0} \leq \delta_{s}$ Initial skew no greater than skew immediately following synchronization.
- A3: $\delta_{s}+2 \rho r_{m a x} \leq \delta$

Drift between synchronization rounds is below $\delta$.

- A4: $\pi\left(2 \epsilon+2 \rho \beta, \delta_{s}+2 \rho\left(r_{\max }+\beta\right)+2 \epsilon\right) \leq \delta_{s}$ Skew between just synchronized clocks below $\delta_{s}$.
- A5: $\alpha\left(\delta_{s}+2 \rho\left(r_{\max }+\beta\right)+2 \epsilon\right) \leq \delta$ Skew between synchronized and yet to be synchronized clocks below $\delta$.
- Conclusion:

$$
\begin{aligned}
& t \geq 0 \\
\wedge & \operatorname{correct}(p, t) \\
\wedge & \operatorname{correct}(q, t) \\
\Rightarrow & |L C(p, t)-L C(q, t)| \leq \delta
\end{aligned}
$$

Skew between nonfaulty logical clocks bounded by $\delta$.

## Verification of Schneider's Schema using EHDM

## Proof consists of:

- 30 axioms involving multiplication, division, and clocks.
- 12 definitions
- 95 lemmas.

Proof took about two man-months using EHDM.
Machine verification takes 1000 to 3500 CPU secs on SUNs.

Numerous inaccuracies in Schneider's original presentation were corrected.

The machine proof adds enormous clarity to Schneider's insightful, but imprecise descriptions and definitions.

Instantiation of Schneider's schema in progress.

## Lamport/Melliar-Smith's Interactive Convergence (ICA)

$3 F+1$ clocks needed to tolerate $F$ Byzantine faults.
$p$ records (relative discrepancies of) other clock values when its clock reads $i R$.
"Ignores" clock readings further than $\Delta$ away.
Adjusts its clock by the 'egocentric' mean of the acceptable clock differences.

## Instantiating Schneider's protocol with ICA

Convergence function:

$$
i c a(p, \theta)=\Sigma_{l=0}^{N-1} \frac{f i x_{p}(\theta(l), \theta)}{N}
$$

where

$$
f x_{p}(x, \theta)= \begin{cases}x & \text { if }|x-\theta(p)| \leq \Delta \\ \theta(p) & \text { otherwise }\end{cases}
$$

Translation Invariance: Note that

$$
\operatorname{fix}_{p}((\lambda l: \theta(l)+t)(q) \stackrel{\Theta}{)}=\stackrel{\text { fix }}{=} \theta(q), \theta)+t
$$

## Precision Enhancement of ICA

Given that for all correct $l, m$

- $\left|\theta_{p}(l)-\theta_{q}(l)\right| \leq X$
- $\left|\theta_{p}(l)-\theta_{p}(m)\right| \leq Y$
- $\left|\theta_{q}(l)-\theta_{q}(m)\right| \leq Y$

We have

$$
\begin{aligned}
& \left|i c a\left(p, \theta_{p}\right)-i c a\left(q, \theta_{q}\right)\right| \\
\leq & X+\frac{F Y+2 F \Delta}{{ }^{N}} \\
= & \pi(X, Y)^{N}
\end{aligned}
$$

$X$ is negligible, but $Y \approx \Delta$, so

$$
\pi(X, Y) \approx \frac{3 F \Delta}{N}
$$

Since $\Delta \geq \delta+\epsilon$, we get $N>3 F+1$.

## Accuracy Preservation of ICA

If nonfaulty clock readings are $Z$ apart, then $F$ faulty clocks can contribute a further skew of $F \Delta / N$ to the egocentric mean.

So

$$
\alpha(Z) \leq Z+\frac{F \Delta}{N}
$$

# Rushby/von Henke's verification of ICA using EHDM 

Around 1-2 man month effort
20 modules
1,550 lines of specification
166 proofs
1 hour elapsed to prove them all on Sun 3/75-8
Verification revealed several minor flaws in a five year old journal proof.

## Flaws in Lamport/Melliar-Smith

Main induction incorrect (bad approximations)
Proof of Lemma 4 incorrect (bad approximations); also typographical error in statement

Lemma 1 false in absence of additional constraints in A2

Lemma 2 similarly, also typographical error in statement

Lemma 3 similarly, and unnecessarily general
Missing requirement for S2 in Lemmas 1, 3, 4, and (when repaired) 2

# Original Constraints on parameters 

## C1:

C2:

C3: $\Sigma=\triangle$

C4: $\Delta \gtrsim \delta+\epsilon$

C5: $\delta \gtrsim \delta_{0}+\rho R$
C6: $\delta \geq 2(\epsilon+\rho S)+\frac{2 m \Delta}{n-m}+\frac{n \rho R}{n-m}$

# New Constraints on parameters 

C1: $R \geq 3 S$

C2: $S \geq \Sigma$

C3: $\Sigma \geq \triangle$

C4: $\Delta \geq \delta+\epsilon+\frac{\rho}{2} S$
C5: $\delta \geq \delta_{0}+\rho R$

C6:

$$
\delta \geq 2(\epsilon+\rho S)+\frac{2 m \Delta}{n-m}+\frac{n \rho R}{n-m}+\frac{n \rho \Sigma}{n-m}+\rho \Delta
$$

## Infis/Moore's economic approach

Tolerates $F<N / 2$ omission failures for $N$ clocks.
At clock reading $i R, p$ broadcasts a pulse on its private line.

Say $p$ receives and validates $N-f$ pulses
( $N-F$ )'th pulse bounded from above and below by a good pulse.

Ditto for $(F-f+1)$ 'th pulse.
$p$ starts new clock at earlier of pulse $N-F$ with delay $D$, or pulse $F-f+1$ with delay $2 D$.

Skew $\delta_{s} \lesssim D$, and $\delta \lesssim 2 D$.
Verification nearly complete using EHDM. Elaborates significantly on informal proof.

Schemata for Infis/Moore's protocol

PUMSES


## Extract from Infis/Moore

(a) $T_{n-1}^{k} \geqslant T_{n-1}$ because the $T_{i}^{k}$ are a subset of the $T_{i}$
(b) $T_{n-1}^{k} \leqslant T_{n-m}$ because at least one of the times $T_{n-}^{k}$ $\ldots T_{n-f}^{k}$ must be a message from a processor which is actually fault-free (and synchronised) and $T_{n-m}$ is either the time of the message from the last fault-free processor or later
(c) $T_{n-f}^{k} \geqslant T_{n-m}$ because the $T_{n-m}$ is validated by all fault-free processors and must be included in the $T_{i}^{k}$
(d) $T_{n-f}^{k} \leqslant T_{n-g}$ because the $T_{i}^{k}$ are a subset of the $T_{i}$.

From these inequalities we have that
$\min \left\{T_{n-1}+d, T_{n-m}\right\} \leqslant W \leqslant \min \left\{T_{n-m}+d, T_{n-\boldsymbol{g}}\right\}$
Now $T_{1-\rho+1}^{k} \leqslant T_{n-1}$ for all $k$ and $T_{n-\rho}^{k}=T_{n-g}$ for some $k$, so the validity tests $T_{n-\rho}^{k}-T_{1-\rho+1}^{k}<2 d$ imply that $T_{n-g}-T_{n-1}<2 d$. Therefore $T_{n-m}-T_{n-1}<d$ or $T_{n-\rho}$ $-T_{n-m}<d$ (or both). If $T_{n-m}-T_{n-1}<d$, eqn. 1 reduces to

$$
T_{n-m} \leqslant W \leqslant \min \left\{T_{n-m}+d, T_{n-g}\right\}
$$

implying that $W$ has a range of at most $d$. If $T_{n-g}-T_{n-m}<d$, then, using also that $T_{n-0}-T_{n-t}<$ $2 d$, eqn. 1 yields

$$
T_{n-g}-d<W \leqslant T_{n-g}
$$

implving that $W$ has a range less than $d$.

## Verification of Infis/Moore's protocol

Formalization is fairly close to hardware realization.

Main induction over synchronization rounds completed, as well as all of the important lemmas.

Machine proof is remarkably involved and complex.

Proof took two man-months of effort and covers about 70 dense pages.

## Common Errors

## Ignoring failures.

Distinguishing real and clock time, and relative versus absolute measurements.

Ignoring small but significant quantities.
Proving one statement but using another.
Imprecise definitions.
Erroneous algebraic manipulations.
Implicit assumptions.
Incorrect assumptions.

## Difficulties in verification

Dealing simultaneously with failures, temporal ordering, relative measurements, drift.

Have to be careful not to assume anything about failed clocks.
"Circular definitions" need to be avoided.
E.g., A round ends when various events have taken place.
Various events take place as scheduled if the clock is correct at the end of the round.

Mentally retaining all the relevant facts is difficult.

## EHDM specification/verification system

Based on a simply typed higher-order logic with subtyping.

Parametric modules used to structure specifications.

Specifications can be proved to implement other specifications.

Components include parser, typechecker, theorem prover, Hoare sentence prover, and MLS tool.

Theorem prover contains powerful decision procedures for integer and rational inequalities.

New implementation should be ready by end of 1990.

## Concluding Observations

Reasoning about fault-tolerant clock synchronization is extremely difficult.

Proofs involve heavy use of inequalities, algebraic manipulations, finite set theory, and induction.

Protocol designers themselves feel the need for mechanized verification tools.

Benefits of such tools are:

- Design discipline
- Efficient location/correction of design errors
- Design library for future reuse
- Standardized language for communicating designs and proofs

Specification and verification technology could contribute effectively to the foundations of reliable engineering.

516-61
N91-17575

# A HOL Theory for Voting 

Paul S. Miner James L. Caldwell

## Outline

- Introduction
- Proofs Comparing Majority and Plurality
- Proofs of Simple Reconfiguration Strategies
- Future directions


## Introduction

- Central to fault-tolerant computing is redundancy mangement.
- Common to proofs of fault-tolerance is a maximum fault assumption.

If there are $m$ or fewer faults in the system, then ...

- Typically a maximum fault assumption is rather restrictive. Usually, this is necessary to avoid assumptions about the behavior of faulty channels.
- For Interactive consistency, in order to tolerate $m$ faults, $3 m+1$ nodes are required.
- For a majority vote, $2 m+1$ channels are required.
- A maximum fault assumption is useful because it allows us to reason about fault tolerance in the presence of arbitrarily malicious fault behavior. However, analysis of the architecture may establish certain scenarios in which the assumption may be weakened.
- Should fault-tolerant systems incorporate features which attempt to recover from failure combinations which exceed the maximum fault assumption?
- If so, what is the proof obligation?
- At the very least, it is necessary to show that existing proofs which depend upon the maximum fault assumption still hold.


## Hypothetical Scenario

Imagine that plurality voting circuit has been developed for use in a a four channel fault-tolerant computing system. Suppose that a designer is considering using this circuit in a system which depends upon a majority vote in order to maintain correct system state.

Can this voting circuit be used in this system?

First we define existence predicates for majority and plurality as follows:
$\forall B$.majority_exists $B \equiv$ FINITE $B \wedge \exists x .|B|<2|B|_{x}$
$\forall B$.plurality_exists $B \equiv \exists x . \forall x^{\prime} .\left(x \neq x^{\prime}\right) \supset|B|_{x^{\prime}}<|B|_{x}$
Where $B$ is a bag ${ }^{1} ;|B|$ represents its cardinality, and $|B|_{x}$ represents the count of $x$ in $B$.

[^10]From these we define the following functions:
$\forall B$.majority $B=\varepsilon x \cdot|B|<2|B|_{x}$ $\forall B$. plurality $B=\varepsilon x . \forall x^{\prime} .\left(x \neq x^{\prime}\right) \supset|B|_{x^{\prime}}<|B|_{x}$

The property we need to prove is $\forall B$. majority_exists $B \supset($ majority $B=$ plurality $B)$.

The first step was to show that
$\forall B$. majority_exists $B \supset$ plurality_exists $B$
For this, we needed to prove the following lemma:
$\forall B$.FINITE $B \supset\left(\forall x y \cdot(x \neq y) \supset|B|_{y} \leq\left(|B|-|B|_{x}\right)\right)$
From this lemma, coupled with rewriting the right conjunct of majority_exists to

$$
\exists x \cdot\left(|B|-|B|_{x}\right)<|B|_{x},
$$

and then using transitivity of ' $<$ ' and ' $\leq$ ' we can establish the existence of plurality from the existence of majority.

In order to show the equivalence between majority and plurality we needed to establish uniqueness from existence (i.e. if it exists then its unique). This allowed us to substitute in one side of the equation and then show that the chosen value satisfied the predicate embedded in the other. ${ }^{2}$

[^11]Once this was done we looked at proving some other simple facts about voting which may be useful in the analysis of faulttolerant architectures. Specifically, we proved the preservation of majority for a few common reconfiguration schemes.

- Graceful Degradation


## - Perfect Spares

## - Imperfect Spares

Of course, we neglected one of the more difficult aspects of reconfiguration, namely that of correctly identifying the faulty channel. All that we have done is prove a little bit of common sense.

## Graceful Degradation

The simplest reconfiguration strategy is graceful degradation. This consists of removing a faulty channel and continuing processing with one less channel of redundancy. The proof for this case showed that a majority is preserved if a non-majority element is removed from consideration.

First we show existence
$\forall B . \forall x$. majority_exists $B \supset$
$(x \in B) \supset$
$(x \neq$ majority $B) \supset$
majority_exists $(B-x)$
This essentially reduces to showing

$$
|B|<2|B|_{x^{\prime}} \supset(|B|-1)<2|B|_{x^{\prime}} .
$$

From existence we get uniqueness so we can then show
$\forall B . \forall x$. majority_exists $B \supset$
$(x \in B)$ )
$(x \neq$ majority $B) \supset$
(majority $B=$ majority $(B-x)$ )

## Perfect Spares

Sometimes, in addition to removing a faulty channel, a good channel is added to the configuration. To capture this scenario, we showed that the insertion of the majority element to a bag preserved both existence and value of the majority.
$\forall B$. majority_exists $B \supset$
majority_exists $(($ majority $B) \odot B)$
$\forall B$. majority_exists $B \supset$ $($ majority $(($ majority $B) \odot B)=$ majority $B)$

## Imperfect Spares

Finally, recognizing that it is possible for spares to fail, it was shown that the removal of a non-majority (e.g.failed) element coupled with the addition of an arbitrary clement (of the proper type) also preserves both existence and the value of majority.
$\forall B$. majority_exists $B \supset$

$$
\begin{aligned}
\forall x x^{\prime} \cdot & (x \in B) \supset \\
& (x \neq \text { majority } B) \supset \\
& \text { majority_exists }\left(x^{\prime} \odot(B-x)\right)
\end{aligned}
$$

$\forall B$. majority_exists $B \supset$
$\forall x x^{\prime} .(x \in B) \supset$
$(x \neq$ majority $B)$ つ
$\left(\left(\right.\right.$ majority $\left.\left(x^{\prime} \odot(B-x)\right)\right)=($ majority $\left.B)\right)$

## Future Efforts

- Establish a base for reasoning about error manifestations in order to reason about Fault Detection and Isolation.

When can you conclude that a redundant channel is faulty?

- Explore the effects that incorporating a plurality voter would have on the OS proofs.

This would require adding assumptions concerning the behavior of faulty channels.

- Explore possible ways to incorporate reconfiguration strategies into the OS effort.

How do you differentiate between a permanent and a transient fault?

## N91-17576

# Formally specifying the logic of an automatic guidance controller 

David Guaspari<br>Odyssey Research Associates

# Truth arises more readily from error than from confusion. 

Francis Bacon
Novum Organum

The Penelope project:

- Interactive, incremental, tool for formal verification of Ada programs (Larch/Ada specifications).
- Structure or ordinary text editor
- Permits development of program and proof in concert, "reuse by replay"
- Covers large subset of sequential Ada.
- Mathematically based.

Problem: specify "logic" of experimental Automatic Guidance Control System for a 737

- Pilot requests kind and degrees of automatic assistance
- Requests may be honored, disallowed, "put on hold
- Responses must be displayed


# Work-in-progress: Larch/Ada specification 

- Formal specification of Ada code
- Goals: precise; intelligible to designers and implementors
- Currently wrong, but clear

Related work

- Original code (CSC)
- Experiment in redesign (NASA)



Some failures of informal description

1. Ambiguous: "Select" a switch vs. "select" a mode.
2. Incomplete: "CAS ENG may be engaged independent of all other AGCS modes except TIME PATH."

## 3. Contradictory:

- FPA ... cannot be deselected directly.
- [if] ... appropriate selection of the FPA SEL ... switch returns the mode to the off state...


## Larch/Ada specifications: "two-tiered"

- Mathematical part (Larch Shared Language): defines vocabulary
- Interface part (Larch/Ada): uses vocabulary to specify code

Example: specifying executable addition

Mathematical part: defines mathematical + on Int, the (infinite) domain of mathematical integers

Interface part: Specifying evaluation of $x+y$

- Type integer is "based on" Int.
- Return value $(x+y)$ if

$$
\min \leq(x+y) \leq \max .
$$

No side effects.

- Otherwise, raise numeric_error. No side effects.

The mathematical part

States: AGCS_state, Sensor_state, etc.

Actions:
$\{$ alt_eng_switch,...,alt_eng_knob(i),...,
alt_capture,...\}

Modes:

$$
\{\text { alt_eng,fpa_sel,vert_path,... }\}
$$

Transition operation:
AGCS_state, Action, $\ldots \rightarrow$ AGCS_state

Observers: active2d, display, ...

## Building mathematical part (the AGCS states)

AgcsStructure : trait
AGCS_state record of
(on: Bool, modes: Set_of_modes,
engaged: Engagement_status, setting: Value_settings,
window: Window_array) includes Set(Mode,Set_of_modes)

## introduces

transition:
AGCS_state, Action, Sensor_state,
Flight_plan $\rightarrow$ AGCS_state
initial_on_state: $\rightarrow$ AGCS_state asserts

# Description of mode changes caused by switches: 

- Is the mode directly deselectable?
- What mode changes result?
- Under what conditions is the mode directly selectable?
- What mode changes result?


# Building mathematical part (mode changes) 

HorPathSwitch : trait
includes SwitchShell\{hor_path\}
asserts for all
[agcsmodes: Set_of_modes,
pl: Flight_plan,
sens: Sensor_state]
hor_path_deselectable
hor_path_selectable(agcsmodes,pl) $=$
(auto $\in$ agcsmodes) $\wedge$ active2d(pl)
hor_path_selection_result(agcsmodes,sens,pl) =
[hor_path] $\cup \llbracket c a s \rrbracket$
hor_path_deselection_result(agcsmodes) $=$
[tka_sel] $\cup$ 【cas】

Intuitive description of window status (chosen vs. current):

- The $w$ _knob makes the corresponding $w$ window chosen.
- Any action selecting the $w$ mode makes the $w$-window chosen.
- Any action deselecting the $w$ mode makes the $w$-window current.
- Any other action leaves the status of the $w$-window unchanged.

Building the mathematical part (window changes)
Status Shell : trait imports AgcsStructure introduces
\#.component :
Window_array $\rightarrow$ Window_status
md: $\rightarrow$ Mode
knob: Value $\rightarrow$ Action
asserts for all [agcs:AGCS_state, ...] abbreviation
ages' $==$ transition(agcs,act,sensor,plan) ages'. window.component $=$ if $\mathrm{md} \in$ ages'. modes - acgs.modes
then chosen
elsif $\mathrm{md} \in$ agcs.mode - agcs'.modes
then current
elsif act $=$ knob (i) then chosen
else agcs.window.component
Example: StatusShell\{alt,alt_eng,Airspeed\}

Design of the code:

- Packages panel_logic, display_manager, sensor_data, flight_plan, flight_control.
- State of panel_logic based on AGCS_state, etc.
- Actions $\mapsto$ procedures of panel_logic:
- read state of panel_logic, sensor_data, flight_plan
- modify states of panel_logic, display_manager, flight_control
- Consistent with polling, interrupts, etc.

Specifying the code:
-- ${ }^{-1}$ WITH TRAIT AgcsLogic, AgcsProperties,
--
LogicalDisplay
--| WITH sensor_data, flight_plan,
--I display_manager, flight_control
with sensor_data_types; use sensor_data_types; package panel_logic
--| BASED ON AGCS_state
--| INVARIANT
--1 panel_logic.on $\rightarrow$ good(panel_logic)
--| INITIALLY not panel_logic.on
end panel_logic;
procedure att_cws_switch;
--I WHERE
--। GLOBALS IN panel_logic
--| GLOBALS OUT display_manager,
--। flight_control,
--। panel_logic
--I IN panel_logic.on
--| OUT panel_logic =
--| transition(IN panel_logic,
--। att_cws_switch,*,*)
--| OUT FORALL ss: Sensor_state::
--| look(display_manager,ss) =
--| display(panel_logic,ss)
--। OUT FORALL md:mode ::
--I fc_engaged(md,flight_control) =
--| engaged(md,panel_logic)
--I END WHERE;

## procedure turn_on_agcs <br> --I WHERE

-- OUT panel_logic = initial_on_state -- I END WHERE;

# N91－17577 

# Verification of Floating－Point Software 

D．N．Hoover<br>Odyssey Research Associates，Ithaca NY


#### Abstract

Floating point computation presents a number of problems for for－ mat verification．Should one treat the actual details of floating point operations，or accept them as imprecisely defined？or should one ignore round－off error altogether，and behave as if floating point op－ rations are perfectly accurate？There is the further problem that a numerical algorithm usually only approximately computes some math－ ematical function，and we often do not know just how good the ap－ proximation is，even in the absence of round－off error．

ORA has developed a theory of asymptotic correctness which al－ lows one to verify floating point software with a minimum entangle－ mont in these problems．We describe this theory and its implemen－ talion in the Ariel C verification system，also developed at ORA．We illustrate the theory using a simple program which finds a zero of a given function by bisection．


## Verification of Floating-Point Software

## Douglas Hoover

## Difficulties

- Machine real arithmetic does not have nice mathematical properties
- Doesn't match ideal arithmetic (overflow, roundoff, underflow)
- Programs don't satisfy the specification we'd like them to


## Asymptotic Correctness

- Specify "ideal behavior" of the program (e.g. "program computes the square root of its input")
- Verify that if program is run on a sequence of machines converging to perfect accuracy, then program's behavior converges to ideal behavior

Advantages of the Asymptotic Approach

- Machine real arithmetic can be specified loosely
- Specifications can be written in terms of ideal behavior
- Verification does not require roundoff error analysis
- Verifies logical correctness - absence of "bugs" from inaccuracy of machine arithmetic that are not related to error magnitude.

Nonstandard analysis

$$
R \subseteq{ }^{*} R
$$

Standard part map

$$
s t:{ }^{*} \mathbf{R} \rightarrow \mathbf{R}
$$

rounds off a finite nonstandard real to an infinitely close standard real.

## Continuity

$f$ is continuous at $\left(a_{1}, \ldots, a_{n}\right)$ if

$$
s t\left(f\left(a_{1}, \ldots, a_{n}\right)\right)=f\left(s t\left(a_{1}\right), \ldots, s t\left(a_{n}\right)\right)
$$

Differentiation by algebraic manipulation
Let $\operatorname{st}(\epsilon)=0, \epsilon \neq 0$. For all standard $x$,

$$
\begin{aligned}
\frac{d\left(x^{2}\right)}{d x} & =s t\left(\frac{(x+\epsilon)^{2}-x^{2}}{\epsilon}\right) \\
& =s t\left(\frac{2 \epsilon x+\epsilon^{2}}{\epsilon}\right) \\
& =s t(2 x+\epsilon) \\
& =2 x
\end{aligned}
$$

## Nonstandard Analysis

- Asymptotic approach can be formalized naturally in nonstandard analysis using infinitesimals
- Primitive operations are assumed to return values which are infinitely close to the ideal values when the arguments and ideal answers are finite
- Programs are specified to have behaviors infinitely close to ideal behavior when inputs are finite


## Finding Roots of a Continuous Function

- find_zero searchs for a root of a user-supplied function F by bisection.
- At each iteration, it tests to see if the values of $F$ at the left endpoint and the midpoint are of opposite sign, and changes one of the endpoints to the midpoint so as to keep a root between the two endpoints.
- The program terminates when it finds a root or when it reachs a user-supplied bound on the number of iterations.

```
float find_zero(left0,right0,maxit)
float left0,right0;
int maxit;
{
    float left,right,center;
    float cval,lvalo,rvalo;
    int numit;
    numit = 0;
    lval0 = F(left0);
    rval0 = F(right0);
    left = left0;
    right = right0;
    center = (left + right)/2.0;
    cval = F(center);
    while(cval != 0.0 && numit < maxit) {
        if (lval0 * cval < 0)
            right = center;
        else
            left = center;
        center = (left + right)/2.0;
        cval = F(center);
        lval0 = F(left);
        numit = numit + 1;
    }
    return(center);
}
```


## Specification of find_zero

IF F is continuous and find_zero is started up with

- left0 and right0 not "large";
- maxit "large";
- $F$ (left0) and $F$ (right0) of opposite sign THEN find_zero terminates normally (i.e. without an exception) and the value output is "close to" some zero of F .


## Attempted Verification

- Proof of termination is easy.
- Proof that termination is normal is a bit harder. Must prove that no overflow happens. To prove this, must prove that the values of the endpoints stay in some range of numbers which are not "large".

How would we prove that the program returns an approximation to a root?

- Prove when the program terminates, the endpoints are "close". This follows from the fact that the program halves the interval a "large" number of times.
- Prove there's always a root between the endpoints. This should follow from the way the program decides whether to move the left endpoint or the right. From this we'd get center "close to" a root.
Unfortunately, it's not true that there's always a root between the endpoints.


## The Bug

- In the test statement, can have lvalo and cval of opposite sign, but have the product underflow to 0 . This causes the program to move the wrong endpoint.
- Tests bear out this bug.


## Possible Fixes

Several ways to fix this bug

- Change test to
(lval0 < 0 \&\& cval >= 0) $\|$
(lval0 >=0 \&\& cal < 0)
- Change test so instead of always testing left endpoint against midpoint, it always tests the endpoint with the larger value of $F$ against the midpoint. This doesn't necessarily keep a root between the endpoints, but it delivers an approximatron to a root anyway.


## Ariel

- Verification system for subset of C including real arithmetic and some UNIX system calls.
- Implements nonstandard formalization of the asymptotic approach.


## Semantic Verification

- Ariel verifies programs by generating a description of the program's denotation in a higherorder language (the Clio metalanguage)
- Specifications are statements about the denotation in the Clio metalanguage
- Verification is a proof of the specification directly from the description of the denotation in Clio theorem prover
- Specifications can be any statement about the program's denotation which can be expressed in the Clio, including termination


## C Semantics

- A "run" of the program is modeled as a sequence of events
- Events are:
- the event of going into a certain state
- terminating and returning a value
- terminating and returning no value
- raising an exception
- an "unknown" event
- The semantics of the program is expressed as a collection of axioms saying which sequences of events can happen in the course of executing the program.


## Sample Verifications

- ZBRENT - a program which finds zeros of a continuous function by bisection
- SWAP - a very simple program to swap the contents of 2 locations which contains a surprising bug
- HOSTILE BOOSTER - a suite of programs, developed by Applied Technology Associates for SDIO, that estimate hostile booster trajectories. This verification is currently in progress.
- SECURE DEVICE DRIVER - specification and verification of security for an Ethernet device driver. Currently in progress.


# C Formal Verification with Unix Communication and Concurrency 

D. N. Hoover<br>Odyssey Research Associates, Ithaca NY


#### Abstract

This talk reports the results of a NASA SBIR project in which we developed CSP-Ariel, a verification system for C programs which use Unix system calls for concurrent programming, interprocess communication, and file input and output. This project builds on ORS's Ariel C verification system by using the system of Iloare's book Communicating Sequential Proerssess to model concurrency and communication. The system runs in ORA's Clio theorem proving environment. We outline how we use CSP to model Unix concurrency, and sketch the CSI' semantics of a simple concurrent program. We discuss plans for further development of CSP-Ariel.


C Formal Verification with
Unix communication and concurrency
(NASA SBIR)

Aim: Verification system for

- C programs
- Unix system calls
- concurrent programming (fork, wait, exit, pipe)
- file and device i/o (read, write, open, close).


## Example program.

```
void producer();
void consumer();
int pipedes[2];
void main()
l
    int id;
    if (pipe(pipedes) == -1) return;
    id = fork();
    if (id == -1) return;
    if (id == 0) consumer();
    else producer();
    return;
}
void producer()
l
    char c;
    int status:
    while (read(0,&c, 1) != 0) /* 0 = standard input filedes */
        write(pipedes[1], &c, 1);
    close (pipedes(1]);
    exit(wait(&status));
}
void consumer()
|
    char c;
    close(pipedes[1]): /* so that pipe read will fail when producer
                                    closes its write end of pipe */
    while ( read(pipedes[0], &c, l) != 0)
        write(1, &c, 1): /* 1 = standard output filedes */
    exit(0);
|
```


## Example Program Schematic



## Technical Approach

- C semantics via Ariel operational semantics (preexisting)
- Unix communication and concurrency semantics via Hoare's CSP

CSP (Communicating Sequential Processes)

- See Hoare's book, Communicating Sequential Processes.
- An algebraic language for describing systems of processes with synchronous communication.
- Objects of the language are processes and events.
- Processes resemble state machines, events the input alphabet. Deterministic and nondeterministic processes.
- Processes participate in events and are transformed by them.
- Synchronous communication by participation in shared events.


## Unix modeling

- Unix processes, files, pipes, and certain system tables are modeled as deterministic CSP-processes.
- Forking, pipe creation, file opening and closing, I/O, waiting, and exiting are modeled as events.


## Example: Asynchonous pipe communication

Sending process $A$, pipe $P$, receiving process B.


## Processes transformed by events



Verification method

- C program given
- Ariel front end generates Caliban expression for abstract syntax tree of program.
- Ariel C semantics plus Unix system call semantics define denotation of a C program and associated files inside operating system as a CSP process.
- Internal operations of systems of processes hidden by CSP concealment operation.
- We reason about the resulting CSP process in Clio. Main tools are induction on traces (event sequences) of processes, and algebraic laws of CSP. Clio is a very general theorem prover, and we are not limited in the kinds of properties we can prove about processes.



## Producer as a CSP process



## Hiding events:

## Overall process with non-I/O events hidden.



## CSP-Ariel Development Plan

- C semantics via Ariel symbolic interpreter (existing)
- Unix communication and concurrency semantics via deterministic CSP (initial work completed).
- Extensions to support network communication planned (sockets).
- Nondeterministic CSP and event concealment for specification and modularity (planned)
- Graphic specification support using Romulus interface (planned)

Clio, Caliban, and, Ariel

- Ariel is a semantic verification system for a subset of $C$, written in Caliban and the Clio metalanguage. Floating point, overflow support via asymptotic correctness.
- Caliban is a lazy, purely functional language based on recursive equations and pattern matching.
- Clio is a higher-order logic theorem prover. Caliban is its term definition language. Clio's main proof methods are induction on Caliban definitions, term rewriting, and case splitting.

| Report Documentation Page |  |
| :--- | :--- | :--- |
| 1. Report No. <br> NASA CP -100 <br> 4. Title and Subtitle <br> NASA Formal Methods Workshop - 1990 | 3. Recipient's Catalog No |

## 15. Supplementary Notes

This workshop was organized and chaired by Ricky W. Butler of NASA Langley Research Center.
16. Abstract

This repent documents a workshop in Format Methods held at the NASA Langley Research Center on
August 20-24;-4990. The workshop brought together researchers involved in the NASA formal methods research effort for detailed technical interchange and provided a mechanism for interaction with representatives from the FAA and the aerospace industry. The workshop also included speakers from industry to debrief the formal methods researchers on current state of practice in flight critical system design, verification, and certification.
The goals of the workshop were: (1) Define and characterize the verification problem for ultra-reliable lifecritical flight control systems and the current state of the practice in industry today, (2) Determine the proper role of formal methods in addressing these problems, and (3) $\alpha$ assess the state of the ant and recent progress toward applying formal methods to this area.
Attendees included NASA personnel, researchers from the four supporting contract organizations, RSRE personnel, invited speakers, and representatives from other government research organizations with interests in formal methods Pliant Control
$\frac{\text { MN }}{\text { AVionjes }}$
Control systems Design
logic circuits



[^0]:    Architecture
    System

[^1]:    Boeing Military Airplanes

[^2]:    - Back to life-testing problem again
    - Any alternative model would have to be validated. But How?

[^3]:    ture. Thus, the reliability model does not include transitions representing design errors.
    The reliability model is shown to be accurate with respect to the system implementation. This is accomplished analytically.

[^4]:    -suoṭo? [u

[^5]:    Mean Time to Recover From Transient (hours)
    Note inflection point on the order of one minute

[^6]:    gns

    - mechanical verification

[^7]:    from any and all non-hard faults reasonably quickly

[^8]:    92 lemmas); I
    intensive man-weeks,
    Proofs were hard (three in
    haven't yet gone back to
    We have the beginnings of a formally verified model for a
    fault tolerant operating system

[^9]:    1See "The Byzantine Generals Problem", Lamport, Shostak and Pease, ACM Toplas, Vol 4,
    No 3, July 1982.

[^10]:    ${ }^{1}$ Essentially a bag is a set without absorption. $[a, a, b]=[b, a, a], b u t[a, b] \neq[a, a, b]$

[^11]:    ${ }^{2}$ Thanks to Brian Graham of the University of Calgary for submitting his methods of dealing with the HOL choice operator (' $c$ ' or '*') to the info-hol mailing list.

