https://ntrs.nasa.gov/search.jsp?R=19920002066 2020-03-17T15:06:47+00:00Z

GRANT GRANT IN-33-CR 51763 P-142 THE UNIVERSITY OF MICHIGAN COLLEGE OF ENGINEERING Department of Atmospheric, Oceanic and Space Sciences Space Physics Research Laboratory Advanced Langmuir Probe ; FINAL REPORT

(NASA-CR-180084) ADVANCED LANGMUIR PROBE N92-11284 (LP) Final Report (Michigan Univ.) 142 p CSCL 09A Unclas

63/33 0051763

Prepared on behalf of the project by:

N. R. Voronka B. P. Block G. R. Carignan



È di

È.J

F

Under Contract with: National Aeronautics and Space Administration Goddard Space Flight Center Grant No. NAG5-419 Greenbelt Maryland 20771 Final Project Report

Advanced Langmuir Probe

Grant No. NAG5-419

Prepared by:

N. R. Voronka B. P. Block G. R. Carignan

Space Physics Research Laboratory University of Michigan Ann Arbor, Michigan 48109-2143

. .

TABLE OF CONTENTS

I. Introduction

-- - -

II. Summary of Project Activities

•••

- III. References
 - 1. An Analytic and Experimental Study of Variable Gain Langmuir Probe Amplifier Circuits (July 28, 1983)
 - 2. Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier (February 13, 1986)
 - 3. Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe. (June 4, 1987)

.

4. Report on the Implementation of a High Frequency Switching Power Converter for the Advanced Langmuir Probe (September 18, 1990)

-

•••

-

Final Project Report

Advanced Langmuir Probe

Grant No. NAG5-419

Prepared by:

N. R. Voronka B. P. Block G. R. Carignan

Space Physics Research Laboratory University of Michigan Ann Arbor, Michigan 48109-2143 •

TABLE OF CONTENTS

I. Introduction

. .

II. Summary of Project Activities

III. References

- 1. An Analytic and Experimental Study of Variable Gain Langmuir Probe Amplifier Circuits (July 28, 1983)
- 2. Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier (February 13, 1986)
- 3. Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe. (June 4, 1987)
- 4. Report on the Implementation of a High Frequency Switching Power Converter for the Advanced Langmuir Probe (September 18, 1990)

Introduction ...

For more that two decades, the staff of the Space Physics Research Laboratory (SPRL) has collaborated with the Goddard Space Flight Center (GSFC) in the design and implementation of Langmuir Probes (LP). This program of probe development under the direction of Larry Brace of GSFC has evolved methodically with innovations to: improve measurement precision, increase the speed of measurement, and reduce the weight, size, power consumption and data rate of the instrument.

During the course of probe development of the Pioneer Venus and Dynamics Explorer systems, it was determined that the speed of the electrometer, which is the basic detector of the LP, was the rate determining component of the instrument. Under NASA Contract NAS5-27305 an in depth study of electrometer response was done, which resulted in a list of recommendations to improve the speed of the electrometer without sacrificing any precision. Under this contract, these improvements were to be implemented, and the characteristics of the modified electrometer were to be measured. To further increase the speed of measurements, the measurement algorithm was to be modified. The implementation of these changes was to be realized in a configuration of reduced size, weight, and power. All of these improvements characterize the Advanced Langmuir Probe (ALP).

Summary of Project Activities

= =

The report by J. Dittmar and A. Macnee proposed techniques to improve the speed and accuracy of the LP MK-2 pre-amplifier. Based on these recommendations, a laboratory model was constructed using components and techniques that are directly applicable to a flight program. The amplifier's performance was studied and it was concluded that the new amplifier had improved step-input settling times, recovery from range changes and recovery from saturation. The worst case settling time of the preamplifier was improved by nearly an order of magnitude.

The next phase of this study was the development and implementation of the improved measurement algorithm. This five-point algorithm was a significant improvement over the algorithms used on Pioneer Venus and Dynamics explorer. Through the use of a microprocessor, this algorithm was implemented to reduce measurement time and required data rate, thereby increasing temporal resolution of the instrument. A dedicated processor system based on the Harris 80C86 was developed which produces the voltage applied to the probe and measures the resultant probe current.

The measurement algorithms were implemented and tested under a real-time executive (Ready Systems VRTX). Also, application software was written to allow the graphical display of acquired data. The graphic display of the V-A function allowed easy evaluation of the five-point algorithm and the accuracy of the plasma simulators.

The electrometers designed and implemented at SPRL are floating atop the applied voltage to simplify the circuitry that generates this voltage. However, this exacerbates the problem of switching power converter noise in the measurement. In this study, the problem was solved by increasing the frequency of the power converter so that its fundamental frequency was outside the response bandwidth of the current amplifier. When simulated plasma measurements were made, dramatic improvements resulted.

The last phase of this study began the development of flight electronics to test the above improvements on a sounding rocket. In addition to the ALP, these electronics will support an additional instrument. The Solar Flux Monitor (SFM) is an instrument that will be used to measure Extreme Ultraviolet Radiation, and is being developed by Dr. Walter Hoegy and Larry Brace of GSFC. Since measurements with the SFM require an applied voltage and produce a current output in similiar ranges as the ALP, the measurement electronics for the SFM will be derived closely from the work performed during this study. This effort is being continued on NASA Contract NAG5-1691.

page 5

•

~-

BLOCK

UNIVERSITY OF MICHIGAN SPACE PHYSICS RESEARCH LABORATORY July 28, 1983

MEMO TO: G. R. Carignan

FROM: James Dittmar and Alan Macnee

SUBJECT: An Analytic and Experimental Study of Variable Gain Langmuir Probe Amplifier Circuits

SUMMARY

• .

• The dynamic response of the MK-2 version of the Langmuir probe amplifier has been studied. The settling time of the step response is increased by:

- stray node-to-ground capacitance at series connections between high value feedback resistors;
- 2) input capacitances due to the input cable, FET switches, and input source follower.

Step response measurements show that the MK-2 circuit was inadequately compensated for stray and input capacitances. On the highest gain setting, the response was underdamped, showing 96 percent overshoot, and a settling time of 1 millisecond.

The stray node-to-ground capacitances can be reduced to levels by elevating the string of feedback resistors tolerable isolates the series above the printed circuit board. This these conditions, a from ground paths. Under connections characteristics was Butterworth frequency response having achieved, with no compensating components. The 90 percent rise time was about 200 microseconds at the highest gain setting. (The input cable capacitance was 12 picofarads.)

A new feedback network was considered, with promising results. The design uses resistances having much lower nominal values, thereby minimizing the affect of stray capacitances. The measured rise time at the highest gain setting was 200 microseconds, which is the same result achieved for the elevated resistor case. (The same printed circuit board was used, and the input cable capacitance was 12 picofarads.)

Still faster settling times can be achieved by using an operational amplifier having a higher gain-bandwidth product. The rise time was reduced to 77 microseconds by substituting an operational amplifier having a 6.0 MHz gain-bandwidth product into the redesigned circuit.

The basic MK-2 amplifier is shown in Figure 1, and the step response measurements made are summarized in Table 1. Two versions of the new feeback design are shown in Figures 2 and 3, and the measurements made are summarized in Table 2. The analytical expressions for selecting the compensation components, and for predicting the step response rise times are summarized in Table 3.

ANALYSIS

The basic Langmuir probe amplifier is shown in Figure 1. Using feedback analysis, the forward transfer impedance, r_{ft} , is approximately:

$$\frac{z}{ft} = \frac{v_{o}}{i_{in}} = \frac{\frac{-\alpha R_{f}}{(\frac{s}{a} + 1)(\frac{s}{g} + 1)}}{1 + \frac{\alpha R_{f}}{(\frac{s}{f} + 1)(\frac{s}{x} + 1)}}{(\frac{s}{a} + 1)(\frac{s}{g} + 1)(\frac{s}{c} + 1)R_{f}}$$

where α is the open loop voltage gain of the operational amplifier, and

$$\frac{1}{g} = R_f (C_{in} + C_f)$$

$$C_{in} = C_{amplifier} + C_{cable}$$

$$\frac{1}{f} = R_f C_f$$

$$\frac{1}{C} = R_c (C_x + C_c)$$

$$\frac{1}{a} = \frac{\alpha}{2\pi GB}$$
and, $\frac{1}{x} = R_c C_x$

The gain-bandwidth product of the operational amplifier is GB, and C is the total input capacitance from the input cable, FET switches, and input source follower. In the MK-2 circuit, $\frac{1}{c}$ is adjusted to equal $\frac{1}{f}$. Cancelling terms, and simplifying:

$$\mathbf{I}_{ft} = \frac{-\alpha R_f}{S^2 + (a + g + \frac{\alpha a g}{x}) S + \alpha a g}$$

The $\frac{1}{x}$ term can be adjusted to compensate for input capacitance, providing $c_x << c_c$ so that the $\frac{1}{f}$ term will still cancel the $\frac{1}{c}$ term. Conversely, if the composite FET - operational amplifier is unstable as a voltage follower, C_x must be large enough to prevent oscillation on the low gain settings.

For a step response having minimum rise time and /no) overshoot, (Thomson response), the following relationship exists:

 $s^{2} + (a + g + \frac{\alpha a g}{x}) s + \alpha a g = s^{2} + 2\sqrt{3} w_{o} s + 4w_{o}^{2}$

where W_0 is the imaginary part of the complex conjugate roots. Equating terms, and solving for the compensation time constant, $\frac{1}{x}$,

$$\frac{1}{x} = \frac{\sqrt{3} \text{ ag} - (a + g)}{\alpha \text{ ag}} \approx \sqrt{\frac{3}{\alpha \text{ ag}}}$$

For a Butterworth response, the result is:

$$\frac{1}{x} \approx \sqrt{\frac{2}{\alpha ag}}$$

The most favorable response is obtained by a design in between the Thomson and Butterworth designs.

The above analysis neglects stray node-to-ground capacitances, so it cannot be strictly applied to the MK-2 circuit. (It can be applied if the feedback resistors are isolated from ground paths, so that the stray node-to-ground capacitances are reduced to much lower proportions.) However, it can be used to solve for a minimum value for the compensating capacitor, C_x . For example, using the Butterworth criterion, if $C_{in} = 26 \text{ pf}$, $C_c = 18 \text{ nf}$, $C_f = 0.1 \text{ pf}$, $R_f = 1 \text{ giga-ohm}$, GB = 1.35MHz, and $R_c = 11.3 \text{ k-ohms}$, then $\frac{1}{x} = 78.4 \text{ microseconds}$, and $C_x = 1/xR_c = 6.94 \text{ nf}$. The inequality, $C_x << C_c$, is not met, and the circuit cannot be completely compensated for input capacitance by adjusting C_x .

NEW DESIGN

.....

Alternatives to the MK-2 feedback circuit are shown in Figures 2 and 3. Because the feedback resistors are lower in value, and lumped, the problem of stray capacitance is greatly reduced. The circuit can be compensated for input capacitance by C_f in parallel with R_f , or by C_x in parallel with R_c . For the lower gain settings, C_f should be used to insure the stability of the amplifier. For the highest gain setting, C_x is preferred, because its value will be more practical, and easier to trim, than the corresponding C_f .

The analysis for this circuit is similar to the analysis for the MK-2 circuit. The forward transfer impedance, x_{ft} , is approximately:

$$\mathbf{x}_{ft} = \frac{\frac{-\alpha R_{f}}{(\frac{S}{a}+1)(\frac{S}{g}+1)}}{1 + \frac{\alpha R_{f}(\frac{S}{\Gamma}+1)}{(\frac{S}{a}+1)(\frac{S}{g}+1) - R_{f}(\frac{S}{c}+1)}}$$

where K is the divider ratio, (e.g., $K = (R_1 + R_c)/R_1$), and $1/c = R_c R_1 C x/(R_1 + R_c)$. For large K, the 1/C term can be neglected. The analysis also neglects the output resistance of the operational amplifier, so R_1 , should be much greater than the output resistance if C_x is used. The 1/F term is either $C_f R_f$ or $C_x R_c$, depending where the compensating capacitor is placed. For a Thomson response, the compensation time constant, $\frac{1}{\Gamma}$

$$\frac{1}{\Gamma} = \frac{\sqrt{3\alpha ag} - (a + g)}{\alpha ag} \approx \sqrt{\frac{3k}{\alpha ag}}$$

The unit step response, for t>0, is:

$$H(t) = 1 - 2e^{-\sqrt{3} w_0 t}$$

Sin (w₀t + 30°)

where $w_0 = \frac{1}{2} \sqrt{\frac{\alpha a q}{k}}$

is:

For a Butterworth response, the results are:

$$\frac{1}{\Gamma} \approx \sqrt{\frac{2k}{\alpha ag}}$$

$$H(t) = 1 - \sqrt{2} e^{-w_0 t} \sin(w_0 t + 45^\circ), \text{ for } t > 0$$
and, $w_0 = \sqrt{\frac{\alpha ag}{2k}}$

For equal real poles, the denominator of r_{ft} is a perfect square. The results are:

$$\frac{1}{\Gamma} = 2\sqrt{\frac{k}{\alpha ag}}$$

$$H(t) = 1 - e^{-\sigma t} [1 + 2 t], \text{ for } t>0$$
and, $c = \sqrt{\frac{\alpha ag}{k}}.$

The most favorable response is obtained by a design in between the Butterworth and Thomson designs. The three types of response are compared in Figure 4. The divider ratio should be large enough to insure small time constants due to the stray capacitances in the feedback network. The feedback resistors must also have low enough values to be lumped. Conversely, the divider ratio must be low enough to keep the circuit desensitized with respect to the operational amplifier open loop voltage gain. The analytical expressions needed to select the compensation components and to predict the step response rise times follow directly from the above analysis. They are summarized in Table 3.

.....

.

The root mean square output noise voltage due to the feedback resistor in the MK-2 circuit is $V_{nm} = i_{nm}R_{fM}$ where i_n is the root mean square noise current due to R_{fM} . The noise current is proportional to $1/\sqrt{R_{fM}}$, so the noise voltage is proportional to $\sqrt{R_{fM}}$. For the redesigned circuit, the output noise voltage is $V_{nr} = i_{nr}kR_{fr}$, which is proportional to $k\sqrt{R_{fr}}$. The ratio of V_{nr} to V_{nm} is $k\sqrt{\frac{R_{fr}}{R_{fM}}}$, and $R_{fM} = kR_{fr}$. Therefore, the low frequency output noise voltage due to the feedback resistor in the redesigned circuit is \sqrt{K} times higher than for its counterpart in the MK-2 circuit.

RESULTS

Step response measurements were made on the MK-2 circuit, and on several variations of the new feedback design. Each circuit was breadboarded on the MK-2 printed circuit board, and housed in an aluminum chassis. The amplifier input was coupled through a 3.3 picofarad capacitor to a triangle wave generator with a 50 ohm source impedance. The triangle wave is differentiated by the coupling capacitor to give a square wave input current, the peak to peak value of which is (3.3 pf) (2) $(\Delta V_{in}/\Delta t)$. The capacitance of the input cable, measured from the amplifier input end, was 12 picofarads.

Ciran analysis of the MK-2 feedback network shows that the stray node-to-ground capacitances can have a dominant offect on the amplifier response. There is evidence of this in the measured set response on the highest gain setting: Insertion or removal of the 1 nf compensating capacitor causes negligible change; and, in both cases, the response was underdamped, showing 96 percent overshoot, and a settling time of 1 millisecond. Figure 5 shows the step repsonse on the highest gain setting with, and without, the 1 nf capacitor.

When the 200 megohm resistors were mounted one inch above the printed circuit board, a response having Butterworth characteristics was achieved with $C_f = C_c = C_\chi = 0$. This shows the dramatic consequences of reducing the stray node-to-ground capacitances. The absence of ringing owes to the coincidental compensation of input capacitance by the stray capacitance that shunts the total feedback resistance. High overshoot and settling times were easily induced by adding small stray capacitances at the series connections of the feedback resistors. This confirms the importance of these capacitances in the MK-2 layout. The photographs in Figure 5 show the MK-2 response on the highest gain setting with the feedback resistors mounted above, and on, the circuit board.

The amplifier was unstable in the lowest two range settings with the 1 nf capacitor removed. The composite FET - operational amplifier was also unstable as a voltage follower. The operational amplifier alone as a voltage follower was stable, but showed increased overshoot and settling time with load capacitance. Careful measurements were made to characterize the ZN5906 and the HA2700, so that the circuit model would predict this instability. The models developed, and graphs comparing the actual and simulated step responses are shown in Figures 6 and 7.

The first new design tested is shown in Figure 2. The measured rise times for the three highest gain settings were 200, 67, and 20 microseconds. The feedback capacitors required to compensate for the total input capacitance were 7.6, 1.4, and 27 picofarads, respectively. Compensation was attempted by placing a capacitor across the top divider resistor, instead of across the feedback resistor, but the lowest two gain settings oscillated. This is explained by the instability of the composite voltage follower.

-

The photograph in Figure 8 shows the uncompensated response for this circuit for three values of input capacitance, and on the highest gain setting. In this case, the forward transfer impedance is dominated by the $R_f C_{in}$ time constant, and by the lowest pole of the operational amplifier. The amplifier input capacitance can be obtained from the ringing frequency, w_0 . The expression is:

$$C_{amplifier} = \left\{ \frac{1}{2R_{f}(\frac{a\alpha}{k} - \sqrt{(\frac{a\alpha}{k})^{2} - w_{o}^{2})}} \right\} - C_{cable}$$

Averaging over the three measurements, the amplifier input capacitance was calculated to be 13.7 picofarads.

The circuit shown in Figure 3 combines two compensaton schemes. Compensating the highest gain setting at the divider makes the response easier to adjust. Where C_{f4} could be less than 1 picofarad, C_x will be many times higher. The other ranges were compensated individually with capacitors shunting the feedback resistors. This insures the stability of the lowest ranges. Note that R_1 should be much greater than the output resistance of the operational amplifier for the best results. The measured rise times were 200, 52, 19, and 7.6 microseconds for the highest to lowest gain settings. The rise times with 48.5 picofarads added to the input were 340, 92, 25, and 9.6 microseconds, respectively.

The analysis predicts that the compensated response for this circuit should not depend on the divider ratio of the highest

gain setting. This result was demonstrated by building a circuit for which $R_f = 35$ megohms, and K = 28.6. The measured rise times were 200 and 340 microseconds, for no added input capacitance, and for 48.5 picofarads added to the input. This is the same result obtained above, for $R_f = 10$ megohms, and k = 101. For $R_f = 200$ megohms, K = 5, the rise times were 230 and 360 microseconds, for no addeed input capacitance, and for 48.5 picofarads added to the input. The slight increase is because the divider ratio is low, and the pole associated with R_c , R_1 , and C_x is closer to the compensation zero.

A PMI type OP-15 operational amplifier was substituted for the Harris HA2700 to test the dependence on gain-bandwidth product. The OP-15 has a gain-bandwidth of about 6.0 MHz. For the two cases above, the rise times were 90 and 150 microseconds for R_f =30 megohms, and 77.4 and 185 microseconds for R_f = 200 megohms, and for the respective values of input capacitance. Comparing the OP-15 results with the HA2700 results for the circuit with the higher divider ratio, there is a factor of 2.2 improvement in rise time. The analysis predicts. that the rise time will depend on the square root of the gain-bandwidth product. Checking this result, 6 MHz/1.35 MHz = 4.84, and $(2.2)^2 = 4.44$, and the theory is corroborated.

The circuit in Figure 3 could be designed so that the compensation of the highest gain setting would exactly compensate the next lower gain setting. In other words for proper choice of R_{f4} and C_x , C_{f3} will not be needed. Experimentally, the next to

the highest gain setting was just slightly overcompensated with $C_{f3} = 0$, $R_{f4} = 35$ megohms, and C_x adjusted for a Thomson response on the highest gain setting. (The cable capacitance was 12 pf.)

CONCLUSIONS

The settling time of the MK-2 circuit is increased by stray node-to-ground capacitances in the feedback loop, and by input capacitance. The circuit does not adequately compensate for the a/ffects of these capacitances. The stray node-to-ground capacitances can be reduced to acceptable proportions by mounting the string of high value feedback resistors above the printed circuit board. This would decrease the stray capacitances by isolating the series connections from ground paths. The technique would require considerable layout and construction care, and the circuit would still be undercompensated for input capacitance.

The settling time of the amplifier can be reduced by using a feedback network such as the one shown in Figure 3. The feedback resistors are much lower in value than those used in the MK-2 circuit, and they can be lumped. The resistance values are low enough to reduce the affects of stray shunt capacitances to acceptable proportions. Lumping eliminates the stray node-to-ground capacitances, and is equivalent to mounting the feedback resistances above the board in the MK-2 circuit. The layout and construction of the new circuit is not as critical. The circuit can be compensated for input capacitance using components that are practical in value. The compensation can be taylored to each gain setting, and the number of components required is low. The circuits tested worked well in all of the above aspects.

Still faster settling times can be achieved by using an operational amplifier with higher gain-bandwidth product in the redesigned circuit. The compensated rise time is proportional to the reciprocal of the square root of the gain-band width product.

JD:scg

Conditions Table 4 in 0 0 in in In ζ, 18 nf 18 nf 0 0 0 C (x 0 Inf 0 0 0 on on On on Ry P.C. board elevated board board board elevatea $\frac{V_0}{I_{N}} = Z_{ft}$ (90%), and To overshoot Settling or rise time 250K oscillates oscillates oscillates 60 45 4.17M 5470 oscillates oscillates 300_HS 480 JS 1.2 ms 66 M 100 % 60 % 0 70 1000M 2m5, 1760% 1.25m5 20% /ms 100% /ms 96% 20045 4% 50045 0, R+ Stray node-to ground capacitances Rf ÷ input :.; α Cz -117 output (g = Cassie + - CAMP Figure 1 Basic NK-2 circuit.






Figure 3 Second new circuit.

Circuit Conditions	New	· circuit step		response	measurements	n ts	
Circuit figure	2	3	e	3	~	6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Rf4 (megohims)	01	01	01	35	35	200	200
Input cable capacitance (pf)	12	۲۲	60.5	77	60.5	12	60.5
Operational Amplifier	HA 2700	HA 2700	HA 2 700	1700 0P-15	HA PHI 1700 01-15	IHJ PHI 2700 01-15	HA PHI ZTOO OPILE
Vout ż .w	m o)	Comp cn sated	step response		e times	(90%) in HSec.	
250K		7.6	9.6				
4. I 7 M	20	61	25				
66 M	67	. 52	26				
W0001	200	200	340	200 90	340 150	230 77	360 185

Table 2 Step response measurements for circuits shown in figures 2 and 3.

-

. .


....

Response type	بحي.	Cfj-tolal psulk! j= 1, 2, 3	d	т ^о	Step response t 20	Kise time (90%)
Butterworth	$\frac{\frac{1}{k_c}\sqrt{\frac{2k}{\alpha ag}}}{\frac{1}{k_c}\sqrt{\frac{k_r}{\alpha ag}}}$ $=\frac{1}{k_c}\sqrt{\frac{k_r}{\pi GB}}$	$T + \sqrt{T^{4} \cdot 2TC_{IN}}$ $T = \frac{1}{R_{f_{f_{f_{f_{f_{f_{f_{f_{f_{f_{f_{f_{f_$	Wo	V 2K	1-12e ^{-ot} x sin(w _o t+45°)	1.87 Wo
Thomson	$\frac{1}{k_c} \sqrt{\frac{3k}{\alpha ag}}$ $= \frac{1}{k_c} \sqrt{\frac{3k_s R_{sgCm}}{2\pi bg}}$	$T = \frac{3k_{j}}{2k_{H}\omega_{a}}$	$\sqrt{3} w_o$	$\sqrt{3} w_0 \frac{1}{2} \sqrt{\frac{dag}{k}}$	/-2e ^{-ot} * sin(w₀(+30°)	1.62 Wo
Perfect square	$\frac{L}{R_c} \sqrt{\frac{k}{2k_w R_{eq} C_{w}}}$ $= \frac{L}{R_c} \sqrt{\frac{2k_w R_{eq} C_{w}}{\pi 6B}}$	$T = \frac{2k_T}{k_{f1} \alpha \alpha}$	$\sqrt{\frac{\alpha ag}{k}}$	0	1- e ^{-st} (1+2t)	3.88

Table 3 Analytical expressions for circuits in figures 2 and 3.

•

.....



 $\zeta_{+} = \zeta_{c} = \zeta_{z} = 0$ 200 mV 0 0 200 y Sec/div 200 xSec/div

Figure 5a MK-2 step response with feedback resistors mounted above the printed circuit board, (left), and on the board, (right), on the highest gain setting.







Figure 5b MK-2 step response without C_X , (left), and with C_X , (right), on the highest gain setting.



-

-








Figure 7 2N5906 FET model, and predicted and measured source follower step response.

Un = Cable + Cadded + Camplifier = 12 + 13.7 = 25.7 pt 12 + 48. + 13.7 = 73.7 pf - 12 + 103 + 13.7 = 128.7 pf 200 USec/div

Figure.8a Step response for circuit in figure 2, with no compensation, and selected input capacitances.




Figure 8b Typical compensated step response for circuit in figure 3, (second highest gain setting, $C_{in} = 74.2$ pf, $R_{f4} = 10$ M).

NEMORANDUM February 13, 1986

MEMO TO: Advanced Langmuir Probes File (Project 021546)

FROM: B. P. Block

SUBJECT: Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier

Introduction

The purpose of this study has been to improve the speed and accuracy of the Langmuir probe MK-2 pre-amplifier by use of a technique proposed by Dittmar and Macnee.¹ Their findings may be summarized as follows:

The MK-2 pre-amplifier was shown to be undercompensated for the effects of input and stray feedback resistor capacitances. When driven with a step of current, the circuit exhibited significant overshoot (as much as 90% when operated on the highest gain setting). Analysis showed that the amplifier, as configured, could never be adequately compensated for the range of expected input capacitances. Two new circuits were proposed. Each allowed compensation of input capacitance. In addition, the amplifier could be configured to produce a Thomson response characteristic², thus allowing a fast risetime with minimal overshoot.

Both circuits reduce the amount of signal fed to the range scaling feedback resistors by use of a voltage divider between

ORIGINAL PAGE IS OF POOR QUALITY

An Improved Langmuir Probe Amplifier

page 2

the operational amplifier output and ground. Because of this voltage reduction, the values of the range resistors must then be decreased in order to maintain the same amount of overall feedback. Thus, the effects of stray capacitances (made worse by large-valued feedback resistors) are greatly reduced.

One of the two new circuits allows the highest gain setting to be compensated with non-critical components, a significant improvement.

A penalty, which must be paid in this new approach, is an increase in pre-amplifier noise. The analysis predicts ant increase of four times over the MK-2 figure. The noise characteristic is discussed in the section: Performance Measurements.

A laboratory model of the circuit described by Dittmar and Macnee has been constructed. The components and techniques that were employed are directly applicable to a flight program.

Implementation

A photograph of the finished laboratory pre-amplifier is shown in Figure 1. A stimulus box for providing current steps to the amplifer was also constructed and appears in the left side of the photograph.

Figures 2 and 3 are schematics of the circuit and laboratory model. A printed circuit board was constructed. The layout of this board is shown in Figure 4. One feature of the layout is the use of guard traces about the ranging resistors. These guards shield the feedback resistors from voltage gradients

generated by surface currents on the printed circuit board. This technique could enhance the amplifier's gain stability over long periods of time.

A specially-constructed brass box encloses the printed This box is electrically insulated from and circuit board. enclosed by an outer aluminum box. supply leads are Power carefully bypassed within the outer box to prevent noise from feeding through to the amplifier itself. The test signals are amplifier's input by 'triaxial cable. These fed to the precautions minimize the amount of externally induced noise and permit measurement of the amplifier's noise floor.

amplifier was made to work with little trouble. The Compensation capacitors were chosen to produce a minimum voltage overshoot at the output in response to a current step at the the Thomson time response accordance with input in characteristic. The highest gain range was easily compensated by a capacitance of 350 pF. This must certainly be considered a significant improvement over the old MK-2 circuit where capacitor values of a few picofarads were required.

Performance Measurements

As stated earlier, a significant increase in the amplifier's speed was desired. An improvement in measurement speed can be gained in the following ways:

page 3

- Increasing the amplifier's risetime and reducing its overshoot (settling time).
- 2. Reducing the time required to recover from a step change in $\boldsymbol{V}_{\boldsymbol{\Delta}}$
- 3. Reducing the time required to recover from a range change.

The amplifier's performance was studied in all of these areas.

The amplifier was configured for four gain ranges. Input current is converted to output voltage, therefore the amplifier gain is specified by its transresistance in ohms. The ap-: proximate gains are shown below:

Range	Transresistance						
1	1000 Megohms						
2	75 Megohms						
3	4 Megohms						
4	225 Kilohms						

Table 1

Oscilloscope photographs of the current-step response of the amplifier appear in Figure 5. Only the first three ranges are shown; the risetime of the fourth was much faster than the first three and would not be a factor in total measurement time. In fact, it can be seen that the risetime of Range 1, the highest gain setting, is by far the slowest of all the ranges.

A modified measurement algorithm has been proposed and was investigated in an earlier study³. A key requirement for the success of this algorithm is the ablility of the pre-amplifier to

page 4

rapidly recover from a voltage step in V_A . These measurements are shown in Figure 6. Again, it can be seen that the highest gain range requires the greatest time to recover. In this case, the settling time is on the order of 0.5 mS. A further factor which influences recovery time is the rate of change of V_A . The test signal used changes at the rate of 0.5 V/uS, a reasonable value for a D/A converter. The settling time for the amplifier appeared to be independent of the direction of the V_A step.

A third, but no less critical, requirement is the ability to recover from a range change. These measurements are shown in Figure 7. The longest recovery time observed occurred when the gain was changed from the 1000 M range to 75 M range. This downrange required nearly 0.8 mS. It can be seen that the amplifier saturates and then recovers. Dittmar and Macnee reported that step response times could be improved significantly by using an operational amplifier with a higher gain-bandwidth product. Although recovery from saturation is not necessarily related to gain-bandwidth product, an HA2510 operational amplifier was substituted into the circuit. This amplifier's GB product is about ten times that of the HA2700. The recovery time improved significantly.

The amplifier's noise floor was measured on all ranges and was found to be largest on the 1000 M range. The noise appeared to be wideband with a root-mean-square amplitude of 5 mV which corresponds to an input current of 5×10^{-12} amperes, a value that is probably small enough to be of no concern.

page 5

page 6

Conclusions

Dittmar and Macnee showed that the MK-2 amplifier possessed significant overshoot and ringing on all ranges. (Table 1 of Ref. 1) The worst case settling time was about 2 mS for a current-step input. The new version, as just discussed, improves this figure by nearly an order of magnitude.

Unfortunately, measurements were not made on the recovery times of the original MK-2 for changes in V_A and gain range. It is reasonable to expect, however, that the recovery from steps in V_A has been improved significantly, most likely by about the same factor. The case of recovery from range changes is not quite as clear-cut. Certainly the MK-2 amplifier's output must have saturated when ranging occurred. Most likely, recovery from saturation was similar to that seen in Fig. 7, but the settling time would certainly have been much longer. Therefore, one may conclude that the response of the circuit has been improved in each of the three areas outlined above.

It has also been demonstrated that a faster operational amplifier can significantly improve the recovery time from a range change. This recovery time seems to determine the minimum period in which a measurement could be made. Selection of a higher-speed device for a Langmuir probe pre-amplifier would be done within the constraints of a particular flight program.

The exact determination of this measurement period, as well as a demonstration of the modified measurement algorithm, will be the goal of the next phase of this study.

<u>References</u>

—


- 1. Dittmar, J. A. and Macnee, A.B., "An Analytic and Experimental Study of Variable Gain Langmuir Probe Circuits", internal report dated July 28, 1983.
- 2. Blinchikoff, H.J. and Zverev, A.I., <u>Filtering in the Time and</u> <u>Frequency Domain</u>, John Wiley and Sons, New York, 1976, pp. 124-127.
- 3. Miller, W. A. "Ann Arbor Advanced Adaptive Probe Algorithm", a computer program in FORTRAN IV, May 1, 1985.

List of Figures


.


- 1. Photograph of the Improved $\mathbb{M}\mathbb{R}$ -2 Langmuir Probe Pre-amplifier
- 2. Improved Langmuir Probe Pre-amplifier, Schematic Drawing
- 3. Improved Langmuir Probe Pre-amplifier, Laboratory Model Schematic Drawing
- 4. Printed Circuit Board Pictorial
- 5. Amplifier Response to a Current Step
- 6. Amplifier Response to a Step in V_A
- 7. Amplifier Recovery from a Range Change -- Downrange from 1000 M to 75M

ORIGINAL PAGE IS OF POOR QUALITY



Figure






ENGINEER B. BLOCK	DATE
DRAFTER 6/13/85	
PC PICTORIAL	
BB #3 ADV. LANGMUIR PROBE	
SPACE PHYSICS RESEARCH LABORATORY	VTORY
COLLEGE OF ENGINEERING University of Michigan	
ANN ARBOR, MICHIGAN	
B-E7729	










. .

COMPONENT SIDE






Z_t = 75 M Vert: 1 V/div Horiz: 20 uS/div t_r = 80 uS



$$Z_t = 4 M$$

Vert: 0.1 V/div
Horiz 10 uS/div
 $t_r = 25 uS$

Figure 5 Response to a Current Step




_


-

-

- $Z_{t} = 1000 M$
- Vert: (1) V_A , 5 V/div (2) V_{out} ,0.1 V/div
- Horiz: 200 uS/div








t = 150 uS

$$Z_t = 4 M$$

Vert: (1) V_A , 5 V/div
(2) V_{out} ,50 mV/div
Hor1z 20 uS/div

t = 75 uS

Figure 6 Response to a Step in V_A



.....

(1)

2

ليبية

HA2700

Vert: (1) V_{sw} , 10 V/div (2) V_{out} , 5 V/div

Horiz: 200 uS/div

t_{recovery} = 800 uS





Vert: (1) V_{sw} , 10 V/div (2) V_{out} , 5 V/div

Horiz: 100 uS/div

t_{recovery} = 400 uS



• •••



.

·

_

MEMORANDUM

87/008

June 4, 1987

MEMO TO: Advanced Langmuir Probe File (Project 021546)

FROM: B. P. Block

• •

SUBJECT: Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe

Introduction

The auto-framing algorithm used in the Pioneer Venus and DE-2 instruments was implemented with hardwired, discrete logic. The purpose of this study has been to design and fabricate a replacement for this hardwired logic using a programmable controller and to demonstrate a new auto-framing al-

Over the past few years, the dramatic advances in microcomputing and low-power integrated circuit technology have made practical the incorporation of programmable devices in spaceflight instruments. Control functions formerly encoded in discrete hardware can now be represented as instructions to a programmable controller (usually a microprocessor); through associated hardware, the controller can cause the sensor to make a measurement and then report the results. Principal among the advantages of this approach is the ability to employ measurement algorithms of much greater complexity than those that were feasible with discrete logic.

A new measurement technique, the five-point algorithm (described in a previous report), takes advantage of the computational capabilities of the controller to measure discrete values of the volt-ampere (V-A) function. This alogorithm rapidly frames the V-A curve thereby allowing high temporal resolution as well as immediate recovery from fault conditions. It is hoped that an attendant reduction in data rate will also follow.

The instrument measurement and control algorithms are described by software contained in the controller's program memory and are given life by the central processor unit as the program executes. Unlike general computing software, the instrument software must exhibit a time-responsiveness: the sensor must make measurements at precise intervals, the results must be telemetered periodically, and commands must be received asynchronously. Hardware and software exhibiting this time-responsiveness constitute a real-time system.

Real-time Systems

A real-time system is a collection of devices controlled and monitored by a stored program of instructions. Stimuli from these devices, in the form of interrupts, initiate and influence program processing; the software is said to be interrupt-driven. Although the device stimuli arrive at unpredictable intervals, the software responses must nevertheless be delivered within rigid time constraints. For example, commands arriving from the spacecraft must be given immediate attention, even though the instrument software is busy controlling a measurement cycle. In reaction to these commands, the software must respond correctly and completely by altering the instrument state to accomplish the desired operation. It must also do so reliably, perhaps even in the event of hardware failure.

These requirements have presented a special challange in the design of the programmable controller. The hardware and software solutions to the problems of responsiveness, correctness and reliability will now be discussed.

Hardware

Many programmable devices exist in the marketplace today. A few of the requirements for a programmable Langmuir probe controller are:

- 1. Low power consumption
- Demonstrated reliability, qualifiable to the relevant program standards
- 3. An architecture suitable for use with high-level languages, such as FORTRAN or C
- 4. The availability of hardware/software development tools.

A survey of existing devices was undertaken. Only one device, the Harris 80C86 microprocessor, met all of the above requirements. This device is a general-purpose 16-bit CMOS microprocessor fabricated using a self-aligned silicon gate CMOS process. The 80C86 is capable of addressing a maximum of

Page 3

1 megabyte of program memory and 64 kilobytes of input/output (I/O). The 80C86 requires a system clock rate of 5 MHz and typically consumes 250 milliwatts of power. The device has been qualified by NASA for a number of flight programs, including the UARS/High Resolution Doppler Imager. Many development tools exist at SPRL: a cross-assembler, several high-level language cross-compilers, and an in-circuit emulator. These tools are discussed in the Software section of this report.

The concept of the controller, hereafter called the Dedicated Processor (DP), is shown in Figure 1. The 80C86 CPU and associated clock generator are shown on the left-hand side of the drawing. Program memory consists of 32 kilobytes of erasprogrammable read-only memory (EPROM) and 20 kbytes of able static random access memory (SRAM). The system is capable of responding to a maximum of 8 external interrupts by use of a To provide system programmable interrupt controller (PIC). timing, a three-channel programmable interval timer event (PIT) was incorporated. This device interrupts the processora 100 Hz rate, initiating measurement cycles, scheduling at system tasks, etc. Communication with the DP, in lieu of a specific command and telemetry interface, is accomplished by a This is a convenient, standard RS232 computer connection. low-cost method of acquiring data and sending commands. The inclusion of the more usual PCM telemetry and command interuse in a flight instument would be straightforward. face for Because the full one megabyte memory space is not used, a detecting accesses to unused addresses was added. means of Such an access produces a warning message through the RS232 serial port.

The hardware controlled by the DP is called the signal processor and is shown in Figure 2. This hardware, developed during an earlier study (NAS5-26678), produces the voltage applied to the probe and measures the resulting probe current. Communication between the DP and signal processor occurs through a 16-bit bi-directional digital interface. The signal processor appears to the DP as a series of registers through which data can be passed. Additionally, the signal processor interrupts the DP at the end of every probe current conversion.

The exact way in which memory and I/O are arranged is shown in Figure 3.

Thus, the DP, signal processor, and instrument power supply (not shown) constitute the Langmuir probe electronics. Appendix A contains a complete schematic set and wire listing for the DP. The dedicated processor requires a 5 volt power supply and consumes approximately 0.9 watts of power.

The careful selection of components throughout the DP makes the transport of this design to a flight-qualifiable version relatively straightforward. Certain features that may enhance the reliability of a flight system were not incorporated. Any flight unit would likely include a watchdog timer and redundant memory. However, these features could be readily added to the current design.

Software

Like the hardware that it replaces, the DP software is substantially complex. Many software instructions replace individual logic gates. Given the control and measurement algorithms to be implemented, the potential complexity of the software is great. A way to reduce this complexity and its cost is to impose a strong modular structure on the software design. If the software is not constructed in a highly structured manner, testing becomes difficult, if not impossible. The stringent reliablity requirements imposed on a flight version of the Advanced Langmuir Probe system would require that each software module be thoroughly tested before it is incorporated into the DP.

In order to enforce the necessary structure at the system level, a well-tested, commercial software package called the Ready Systems Virtual Real-time Executive (VRTX) is used. VRTX has been approved by NASA-GSFC for use on the UARS program and is presently being evaluated by JPL for use on the Mariner Mark II spacecraft.

The features contained in VRTX include the following:

- Multitasking support a number of tasks can be handled concurrently.
- Interrupt-driven, priority-based scheduling tasks are assigned a priority level according to their time-criticality.
- Intertask communication and synchronization tasks can send messages through mailboxes and queues; semaphores can be employed for synchronizing two or more tasks.
- 4. Dynamic memory allocation a task can request the use of a certain amount of memory and, when finished, relinquish it.

- 5. Real-time clock control timing is referenced to a hardware clock.
- Character I/O support a standard means of communicating with one or more terminals is provided.
- Real-time responsiveness the system responds to outside events rapidly enough to control the ongoing process.

By dividing the software into a number of independent, well-defined tasks, each of which can be specified, written and tested individually, the desired modularity can be obtained. VRTX manages each of these tasks concurrently, providing standard services, such as those listed above.

Under VRTX, the measurement algorithm, written as one or more tasks, is scheduled, executed and then suspended untilthe next measurement cycle. In the meantime, other tasks such as the telemetry task are scheduled and executed. Communication occurs regularly between tasks and the system terminal.

Because the principal cost of a microprocessor-based system lies in its software, not in the hardware, the easy portability of the software from one type of microprocessor to another is a highly desirable goal. This is especially true for the Advanced Langmuir Probe, where no particular flight program has been identified and the program-specific part requirements have not been established. VRTX, available for many different microprocessors, will allow those routines coded in a high-level language to be transported directly. Only the board-support routines, written in native code, would need to be altered.

The system structure of the Advanced Langmuir Probe is shown schematically in Figure 4.

The SPRL-written software consists of board-level support routines necessary for VRTX and the application code itself. The application code implements the measurement algorithm, the terminal communications and all I/O to the signal processor. This software will be written in the C programming language.

At present, VRTX has been installed on the DP and a number of simple tasks have been written to verify that it functions properly.

Certain development tools are necessary for the writing and debugging of DP software. The Space Physics Research Laboratory has an extensive collection of cross-development software for the 80C86 microprocessor. The schema for DP software development is shown in Figure 5.

The DP, having only a small amount of memory and no secondary storage devices, is not a viable machine for developing software. Consequently, a much larger computer, a DEC VAX 8600 mainframe, is used for generating the object code be executed by the DP. A number of cross-assemblers and to cross-compilers reside on the VAX 8600. The product of these an executable image that is downloaded to a mini-computer. is This minicomputer, a Charles River Data System LSI-11/23, stores the image locally and then transmits the code to the Data acquired from the DP/signal processor can be stored DP. on the disk of the LSI-11/23 and processed for presentation in graphical or tabular form. In addition to VRTX and the application code, a small resident monitor, MON86, and a software package called TRACER reside on the DP. TRACER is designed to interactively monitor the execution of VRTX by displaying task status on the user console. Additionally, it communicates with the LSI-11/23 to accomplish the downloading of the object image.

A listing of the board-support software for VRTX and TRACER as well as the source code for MON86 is contained in Appendix B.

Present Status

The installation and testing of VRTX has been completed. Some simple programs (tasks) have been developed to verify that both VRTX and the DP hardware operate reliably. The ability to transfer object files between the VAX 8600 and the CRDS LSI-11/23 has been demonstrated.

Work is currently centered on the specification of the ALP application software and the design and coding of this software in the C programming language. Development of software for the graphical display of the acquired data is being developed in parallel. The ability to display, in graphical form, the V-A function on a high-resolution CRT, as well as on hardcopy, will allow easy evaluation of the five-point algorithm and the fidelity of the plasma simulators.

Conclusion

Page 7

A low-power, reliable, microprocessor-based controller has been designed, built and tested. A real-time executive has been installed and tested on this controller. This combination of hardware and software has yielded a versatile, general-purpose, programmable replacement for the hardwired logic of the Langumuir probe electronics. Its utility is not limited to this particular instrument; with little or no modification, only the installation of the appropriate application software, it could be used to control a wide variety of scientific instruments.

Work continues on the application software necessary to implement the five-point algorithm and the graphics display. With this modest continued effort, a demonstration of a functioning Advanced Langmuir Probe will be possible in the near future.

Page 8

List of Figures


1. Concept Drawing, Dedicated Processor

2. Concept Drawing, Signal Processor

3. Memory and I/O Map, Dedicated Processor

4. System Structure, Advanced Langmuir Probe

5. Software Development Scheme, Dedicated Processor



ر _ : مربع

FIGURE 1





FIGURE 2

MEMORY AND I/O MAP DEDICATED PROCESSOR ADVANCED LANGMUIR PROBE

0

	UNUSED	┍┨┠╾	PIT	PIT	PIT	РІТ	UART	UART	UART	UART	PIC	PIC	LANGWRITE	LANGREAD	
FFFF	0047	┥┠╾┙	0046	0044	0042	0040	0036	0034	0032	0030	0022	0020	0010-001E	0000-000E	I

•



NOTE


ADDRESSES ARE IN HEXIDECIMAL

FIGURE 3


-

.

SOFTWARE




HARDWARE



SYSTEM STRUCTURE

ADVANCED LANGMUIR PROBE

5/22/87 BPB



I

۰. FIGURE 5

PRECEDING PAGE BLANK NOT FILMED

Page 9

- · .

Appendix A

- -

Schematic Set and Wirelists

for the

Dedicated Processor


-

Contra 1.

~


- -


. = -



į 1


. .----







÷ í 1 ļ Ţ Ţ T T T ļ


7 ١









.



n ller





T

T

T

Ţ

T

Ţ

i

EXTERNAL I/O HEAGERS: IG-BIT CMTA BUS, EXTERNAL I/O SELECT, ADORESS LINES ANO READ/WRITE CONTROL ANO READ/WRITE CONTROL OID 01 01 01 01 01 01 01 01 01 01 01 01 01	EXTERNAL L/O HEADERS: IG-BIT ANTA BUS, EXTERNAL IO SELECT, ADDRESS LINES AND READ/WRITE CONTROL. INTCH TERNINALS DI DI DI 05 07 DI DI DI 06 07 DI DI DI DI 07 07 DI DI DI DI DI DI 07 07 DI DI	EXTERNAL LO HEADERS EXTERNAL LO HEADERS EXTERNAL LO HEADERS EXTERNAL LO HEADERS I A PHN OP HEADER FOR REST BYTCH TERNINALS I A PHN OP HEADER FOR PHOLOGRAPHICAL I A PHOLOGOPHICAL CONTROL I A PHN OP HEADER FOR PHOLOGRAPHICAL I A PHOLOGOPHICAL	ETERMALIZE ETERMALIZE ETERMALIZE ETERMALIZE ETERMALIZE I. C. SELECT.ALODATESS I. C. SELECT.ALODA	Dir Contraction Dir Contraction Dir Contraction Dir Contraction					
					L 1/0 HEADERS: TA BUS,EXTERNAL T,AODRESS LINES)/WRITE CONTROL				DIPIS DIPIS N R K 9/19/86 EECTORS/DIPS D PROCESSOR D LANGMUIR PROBE
EADER FOR RESET SWITCH TERMINALS AND RS233C SIGNALS AND RS233C SIGNALS OPPA OPPA DPRA CTS CTS CTS CTS CTS CTS CTS CTS					EXTERNAL 16-BIT DA	22 23 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		│ │ ┣ ╺╞────
AND RESET SIGNALS						WITCH TERMINALS		œ	NEER JH SELDIN / B.P. BLOCK CE PHYSICS RESEARCH LEGE OF ENGINEERING
						LEADER FOR RESET SW	┝╺ ┍╺╺╺╺╺ ┝╶ ╵		L <u></u>

-

T

T

Ţ

T

Т

T

T

i

T

T

Ι.Η DATE 30/8//6 ۴ą [25] 23 હિંચુ [53] 3 2 60 Ξ 3 Ξ 6 51 Ξ Ξ ন্দ্র 3 Ξ Ξ Ξ SPACE PHYSICS RESEARCH LABORATORY I/O CONNECTOR PORTS COLLEGE OF ENGINEERING UNIVERSITY OF MICHIGAN ANN ARBOR, MICHIGAN ANN ARBOR, MICHIGAN B-E7898 DATA DIP CONNECTORS 0UT #6 0UT #4 0UT #5 0UT #3 0UT #2 OUT BO BINTIL 0UT #9 OUT BI 0UT Ø8 OUT #7 OUT IG OUT II 08.80 ŝ NB0 ŝ 19 E H DRAFTERS REK/EGJ DIPCON DIPCON DIPCON DE-LANG OUTPUT < 0 > ŝ **6**8 ∨ ŝ **6** V ŝ < 8 × **6** ŝ ŝ ŝ ŝ ŝ ŝ < 0 > ŝ ŝ ŝ ŝ 36 38 **Q** 63 ۲S C \mathbb{Z} 3 [20] 22 2 26 28 0 \mathbb{Z} R 3 \mathbf{Z} E 3 3 ENGINEER B.P. BLOCK/JH. SELDIN J COLLEGE OF ENGINEERING UNIVERSITY OF MICHIGAN ANN ARBOR, MICHIGAN 2 2 3 5 Ξ \square \mathbf{S} Ξ 9 3 Ξ \mathbf{Z} [1] 3 2 ٤J 23 [27] 8 3 DE-LANG INPUT DATA/CONTROL DIP CONNECTORS ۵ ENDCONV IN DG 1 84 10 03 IN 02 IN BI 5 (2) N I 1N 98 1N 86 IN \$5 IN 07 U ŝ ŝ IN 10 ŝ ŝ ŝ ŝ Ï \$ LAST USED R DIPCON DIPCON DIPCON ŝ < Ø > **\$9** ŝ ŝ ŝ ŝ ∧: 6. ∨ ŝ ŝ ŝ Q ê ŝ ŝ ŝ ŝ ŝ ŝ ŝ Ξ 3 <u>[</u>95] िर्य 3 [56] [22] 6 ្ញ 9 22 2 2 Ξ ত্র 3 2 Ξ Ī $\overline{\sim}$ [2] 9 ত . Ξ I \mathfrak{D} ⊡ 3 2 Ξ Ξ [1] CONNECTOR PIN NUMBERS ARE INDICATED IN BRACKETS NEXT TO SIGMAL NAMES. DE-LANG DATA/CONTROL DIP CONNECTORS TO/FROM COMPUTER BOARD DE-LANG I/O CONNECTOR PORTS ENDCONV LANGDII LANGD9 LANGD7 LANGDS LANGO3 LANGDI WRITE EV DIPCON DIPCON LANGDI LANGDB LANGDO LANGDE LANGD4 LANGD2 READ Ñ ¥,R NOTE ţ, 3 [23] 50 Ξ <u>k</u>a Ξ 9 3 3 [2] [6] KAE ID 1153 2,34 1140

-

Í

<u>|</u>

T

Т

Ī

T

1

1

+


T

T

T

;

.



ì

т i

Ī

Ţ

-

•

I

	0CT 10, 1986 PAGE 1		SELDIN	* \$SET CONTCHAR=% BAYS=4 ELEMAX=500 NETMAX=1000 ECDMAX=500 WIRES=DFF PUNCH=DFF ECDS=DN \$SET HI⊫PWR L0=GND \$DATA			
-		ARD ***	, JOHN	00 WIRES			•
-		*** DE-LANG CONTROLLER COMPUTER BOARD *** *** VERSION 1 ***	JULY 22 1986, JOHN SELDIN	ECOMAX=5(
-	75AUG2 SOURCE LISTING	LER COMF ION 1 **		X=1000 E			
-	75AUG2 SOURCE	CONTROL	SCRIPTIO	DO NETMA			
-	VERSION	DE-LANG	WIREWRAP DEVICE DESCRIPTION:	.LEMAX=5(
_	KSTEM -	*	EWRAP DE	3AYS=4 E ND			
	IGN S'		WIRI	AR=% { L0=GI	یں ا		
	C DES			ONTCH I⊨PWR	0=0H0		
	SE LOGIC INPUT L	\$TITLE *	• • • •	* \$SET CC \$SET HI \$DATA *	* \$SET ECHO=OFF	\$eject	
	AL PURPO Ication						
	 GENERAL PURPOSE LOGIC DESIGN SYSTEM - VERSION 75AUG2 ELEM # LOCATION INPUT LINE 						
-	*WIREN - Line # El	4 50 67	• ø o O T	5 E 4 E 6	17 18 23	24 25	

•

.

.

*** DE-LANG CONTROLLER COMPUTER BOARD ***	VIION INPUT LINE SOURCE LISTING PAGE 3	DMG B-E???? (1.2) DMG B-E???? (1.2)		* ADDRESS LATCHES: 82C82	1 B2CB2 DI=<1>,<1>,<1>,<1>,<1>,<1>,<1>,<2>,<1>,<1>,<1>,<1>,<1>,<1>,<1>,<2>,<1>,<1>,<1>,<1>,<1>,<1>,<1>,<1>,<1>,<1	82C82 D1=AD7.AD6.AD5.AD4.AD3.AD2.AD1.AD0 D0=A7.A6.A5.A4.A3.A2.A1.A0 STB=ALE DE-=<0>	DATA TRANCCETVEDC.	82C86 A=AD15,AD14,AD13,AD12,AD11,AD10,AD9,AD8 B=D15,D14,D13,D12,D11,D10,D9 82C86 A=AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 B=D7 D6 D5 D4 D3 D3 D3 D4 AO 7-A7 D	 DATA/ADDRESS BUS PULL-UP RESISTORS (100K) 	•	O PULLUP R=ADR19 O PULLUP R=ADR19	PULLUP	PULLUP	PULLUP R	PULLUP R	PULLUP	PULLUP R	PULLUP	PULLUP	PULLUP	Ρυιιυρ	PULLUP	PULLUP	PULLUP R	PULLUP	· · ·	DATA BUS PULL-UP RESISTORS (100K)	PULLUP	PULLUP	PULLUP	PULLUP		PULLUP		1 PULLUP R=D6
 •	# LOCATION				6 A-A-1 7 A-A-1	A - A		9 A-A-1 0 A-A-1			21 A-A-0		~ ~		4	~ ~		•	4 4	4	٩	4 <	4	4	٩			A - A	4 4 	4 4 - 4		A - A	4 - A	A - A	₫
	LINE # ELEM	80 83 12 22 22 22	884 57	86 87	88 E16 89 E17		92	95 E19 96 E20	90 90	100	u u	L LL L	04 E2	U U		108 E2	u u	U I	112 E3	чш	ш	116 E3	J W	ш	L L	22	23							613 E49	
	LI									-					÷					-	-			-	~ +		÷ ÷	-	- +		-				-

-							
_	10, 198t	ß		.			
	OCT	PAGE					
-			ECTION				
_			RESS DET				
			ILLEGAL ADDRESS DETECTION		CYCLE		
_				I			,
-		LISTING	DRY ADDRESS/CHIP-SELECT DECODING AND B-E27?? (1.3)	ESS DECODE A17,416,415,414,413,412 OR=RAMADR >,419,418,417,416,415 D=ROMADR- MEM-/IO M-/IO D=RAMACK- M-/IO D=RAMACK- M-/IO D=ROMACK- M-/IO D=ROMACK- M-/IO D=ROMACK-	AND INTERRUPT EN- MEN-		Q= I LMEMEN-
-		SOURCE LIS	SELECT D	ESS DECODE A17,416,415,414,413,412 OR=RAMA >,419,418,417,416,415 O=ROMADR- MEM-/IO M-/IO O=RAMACK- M-/IO O=RAMACK- - O=ROMLOW- - O=DOMLOW-	Q=EOC Q=EOC	- 000 - 000 - NN - NN - NN - NN	
-	BOARD ***	SOL	SS/CHIP-9	5,414,4 417,416, Mack- Mack- CL-	GH- D OF BUS C/ ET- T- PR=<1> (CSET- ET- PR=<1> MOIS	CODE 0 = ROMHE VN 1 S 0 = ROMHO 0 = ROMHO 0 = ROML E VN - 5 0 = RAME VE N - 5 0 = RAMOUD	RESS DETECTION ROM - ILMEMAD- ILMEMAD- s<1> PR=ILADCL D=ILLMEM-
	COMPUTER BO		RY ADDRES B-E???? (MEMORY ADDRESS DECODE 1 1=A19,A18,A17,A16,A15,A14 =<1>,<1>,<1>,<1>,A19,A18,A17,A =MEM/IO- 0=MEM-/IO =A14 0=A14- =RAMADR-,MEM-/IO 0=RAMACK- =ROMADR-,MEM-/IO 0=ROMACK- =ROMADR-,MEM-/IO 0=ROMACK- =A14, D=ROMACK- 0=ROMULOW- =A14, D=ROMACK- 0=ROMULOW-	I=A14-, KOMACK- U=KUMHIGH- MEMORY DISABLE FOR END OF I=RD-, WR-, INTA- O=CYCSET- PR D=<1> CK=ALE CLR=CYCSET- PR I=EOCEN-, ILADCLR- O=EOCSET- P D=<1> CK=ALE- CLR=EOCSET- P I=MEMEN-, ILADCLR- O=MEMDIS	IF SELECT DECODE H-, AO, MEMDIS D=ROMHEVN- H-, BHE-, MEMDIS D=ROMHODD -, AO, MEMDIS D=ROMHODD -, AO, MEMDIS D=ROMLODD- -, AO, MEMDIS D=RAMEVEN- -, AO, MEMDIS D=RAMEVEN- -, BHE-, MEMDIS D=RAMOUD-	ILLEGAL MEMORY ADDRESS DETECTION I=ROMACK-,RD- O=ILLROM I=RD-,WR- O=ILADCLR- I=ILLROM,RAMACK- O=ILMEMAD- I=ILLROM,RAMACK- O=ILMEMAD- I=MEM/IO-,CLK,ILADCLR- O=MEMCLK D= <o> CK=MEMCLK CLR=<1> PR=ILADCLR- I=ILMEMEN-,ILMEMAD- O=ILLMEM-</o>
-			MEMOR	- X · − # · □ □ ¥ C	= 114-, RUMACK- C = 114-, RUMACK- C MEMORY DISABLE = RD-, WR-, INTA- = CLS = C		L MEMOR' K-, RD- (R- 0=1L/ M, RAMCC K=MEMCLY K=MEMCLY K=MEMCLY
 	CONTROL LER	INPUT LINE		8111111	I=A14-,KUMAC MEMORY DISA I=RD-,WR-,IN D=<1> CK=ALE I=EOCEN-,ILA D=<1> CK=ALE I=MEMEN-,ILA	\mathbf{w}	ILLEGAL MEM I=ROMACK-,RD I=RD-,WR- O= I=ILLROM,RAM I=ILROM,RAM I=ILMEMEN-,I I=ILMEMEN-,I
	DE - LANG	NPU	• • • • • •	H H H H H H + + + H H H H H H H H H H H	нсзи нс11 нс74 нс74 нс72 нс72	++++++++++++++++++++++++++++++++++++++	+ + + + + + + + + + + + + + + + + + +
	ā • • •	LOCATION		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	A A A A A A A A A A A A A A A A A A A	P P P P P P P P P P P P P P P P P P P	A - A - A - A - A - 0 - A - 2 - A - 2 - A - 2 - 2 - 2 - 2
_		ELEM #		E E E E E E E E E E E E E E E E E E E	н с с с с с с с с с с с с с с с с с с с	E70 E71 E72 E73 E73 E75	E76 E77 E78 E78 E80 E81
_		LINE #	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	151 152 155 155 155 155 155 155 155 155	159 166 166 166 166 166 168	169 171 172 173 173 175 173 173 179	180 181 182 182 185 188 190 191 190

- .

-

PRECEDING PAGE BLANK NOT FILMED

_

-					
	OCT 10, 1986	7			
_	0CT 1	PAGE			
-					
—				ETECTION	
				DRESS DI	
		TING		LEGAL AD	DWG B-E???? (1.5)
-	·	SOURCE LISTING		G AND IL	(1.5)
-	ARD ***	SOL		DECODING	B-E????
	COMPUTER BOARD ***			1/0	DWG
-					
-	*** DE-LANG CONTROLLER	JT LINE			
	DE - LAN(UN I ND	٠	*	*
-	•	LOCATI			
		LINE # ELEM # LOCATION INPUT LINE			
_		LINE #	238	239	240

PRECEDING	PAGE	BLANK	NOT	FILMED
-----------	------	-------	-----	--------

•

HC138 SEL=A4,A5,A6 EN=<1>,<1>,IODEC D=XI02-,XI01-,XI00-,PITEN-,UARTEN-,PICEN-,LANGWR-,LANGRD-HCO8 I=MEM-/I0,INTA- D=IODEC

I/O DECODE

ŧ * ÷ .

240

HCO2 T=A3-, WATEN- D=ILLUART HCO2 T=A3-, PITEN- D=ILLPIT HC22 T=A3-, PITEN- D=ILLPIT HC27 T=A3-, A2-, PICEN- D=ILLPIC HC4078 T=IQJUMP0, IQJUMP1, IQJUMP2, ILLADR0, ILLADR1, ILLUART, ILLPIT, ILLPIC NOR=ILIQADR-PULLDOWN R=IQJUMP0 PULLDOWN R=IQJUMP1

HC32 I=A15,A14 0=ILLADRO HC4078 I=A13,A12,A11,A10,A9,A8,A7,A0 0R=ILLADR1

HCO4 I=A3 0=A3-HCO4 I=A2 D=A2-

ILLEGAL 1/0 ADDRESS DETECTION

* *

0-8-8 6-8-8

E 88 E 89

-

-

\$EJECT

HC11 I=MEM-/IO.CLK.ILADCLR- O=IOCLK HC74 D=<O> CK=IOCLK CLR=<1> PR=ILADCLR- O=ILLIOEN-HC32 I=ILLIOEN-,ILIOADR- O=ILLIO-

PULLDOWN R=IQJUMP2

A-A-2 A-A-2 A - A - 4

	OCT 10, 1980	PAGE 9	PROGRAMMABLE INTERVAL TIMER AND PERIPHERAL CLOCK DIVIDER DWG B-E???? (1.7) PROGRAMMABLE INTERVAL TIMER: 82C54 D=D'D6.D5.D4.D3.D2.D1.D0 CK=CLK0.CLK1.CLK2 OUT=PITOUTO.PITOUT1.PITOUT2 GATE=GATE0.GATE1.GATE2 ADR=22.A1 CS==PITEN- RD-=RR GATE INPUT PULL-UP RESISTORS (100K) GATE INPUT PULL-UP RESISTORS (100K) R=GATE1 R=GATE1 R=GATE1 R=GATE1 R=GATE1 R=CA
_			ITOUTO,
			D PERIPH
-		ISTING	IMER ANE CLK1,CLK R-) A=<0>,<0
—	•	SOURCE LISTING	ERVAL TI B2C54 ECUKO, C EK=CUKO, C EK=C EK=CUKO, C EK=CUKO, C EK=CUKO, C EK=
	BOARD **	UN	OGRAMMABLE INTEF G B-E???? (1.7) INTERVAL TIMER: .D3,D2,D1,D0 CK: =PITEN- RD-=RD- LL-UP RESISTORS LL-UP RESISTORS LOCK D1VIDER O> LD=RES- EN=<0
-	OMPUTER		PROGRAMMABLE INTERVAL TIM DWG B-E???? (1.7) PROGRAMMABLE INTERVAL TIMER: 82C54 D=D7,D6,D5,D4,D3,D2,D1,D0 CK=CLK0,CL ADR=A2,A1 CS-=PITEN- RD-=RD- WR-=WR- GATE INPUT PULL-UP RESISTORS (100K) GATE INPUT PULL-UP RESISTORS (100K) R=GATE0 R=GATE0 R=GATE0 PERIPHERAL CLOCK DIVIDER PERIPHERAL CLOCK DIVIDER CK=PCLK U/D=<0> LD=RES- EN=<0> DATA=
	וטררבא כו		PROGRAMMABLE D=D7,D6,D5,D ADR=A2,A1 CS ADR=A2,A1 CS ADR=A2,A1 CS R=GATE1 R=GATE1 R=GATE2 R=GATE2 PERIPHERAL PERIPHERAL CK=PCLK U/D=
-	••• DE-LANG CONTROLLER COMPUTER BOARD •••	LOCATION INPUT LINE	PROGRAMMABLE PROGRAMMABLE B2C54 D=D7,D6,D5,D ADR=A2,A1 C5 ADR=A2,A1 C5 C5 ADR=A2,A1 C5 ADR=A1 C5 ADR=A1 C5 ADR=A1 C5 ADR=A1 PULUP PULUP R=GATE1 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE2 PULUP R=GATE1 FUL PULUP R=GATE1 FUL PUL FUL R=GATE1 FUL PUL FUL R=GATE1 FUL FUL R=GATE1 FUL FUL FUL FUL FUL FUL FUL FUL FUL FUL
—	• DE-LA	NI NOI	
	:		A AA A
		ELEM #	E116 E117 E119 E119 E119 E120
		LINE #	305 3

1

-

PRECEDING PAGE BLANX NOT FILMED

DE-LANG CONTROLLER COMPUTER BOARD *** In Input Line page 11 page 11	DWG B-E???? (1.9) • DWG B-E???? (1.9)	* * DE-LANG DATA/CONTRDL TRANSCEIVER	TRANSCEIVERS	B2C86 A=D15.D14.D13.D12.D11.D10.D9.D8 B=N0LANGO.NOLANG1.NOLANG2.NOLANG3.LANGD11.LANGD10.LANGD9.LANGD8 T=READ- 0E-=LANGDEN- 82C86 A=D7.D6.D5.D4.D3.D2.D1.D0 B=LANGD7.LANGD6.LANGD5.LANGD4.LANGD3.LANGD2.LANGD1.LANGD0 T=READ- 0E-=LANGDEN-	· DE-LANG DATA BUIL-110 DESISTORS (1000)		PULLUP R=NDLANGO PULLUP R=NOLANG1 PULLUP R=NOLANG1	α :	PULLUP R=LANGD11 PULLUP R=LANGD10		2 22	PULLUP R≠LANGD6 PULLUP R≠LANGD5	PULLUP R=LANGD4		PULLUP R=LANGD1 PULLUP R=LANGD0		DE-LANG CONTROL SIGNAL GENERATION	I = L ANGRD - , RD -	HC32 [=LANGWR-, WR- O=WRITE- HCOO [=READ- WRITE- D=!ANGDEN	I = LANGDEN D= LAN	HCO4 I=WR- 0=WR *	•	* 2 14-PIN DIP HEADERS FOR DISCRETE DEVICES AND JUMPERS	DIP14 I17=X100- XI01-,X102-,PITCK0,PITCK1,PITCK2,PITCK3 I148=I0JUMP0,I0JUMP1,I0JUMP2,CLK0,CLK1,CLK2, DIP14 I17=CEXT,REXT,IX,IX,0X,, I148=REXT,<1>,0X,<0>,<0>,<0>,	\$EJECT .
 LOCATION				A - B - O A - B - O			A - A - 4 A - A - 4 A - A - 4	- V - V	A-A-4 A-A-4	A - A - 4	A-A-4	A-A-4 A-B-0	A - B - O	A-B-0	A - B - O A - B - O			A-A-4	A-A-4 A-A-2	E-A-A	6-A-A			A - B - O A - B - O	
 ELEM #				E 129 E 130			E 131 E 132 F 133						E142 E142					E147	E 148 E 149	E 150	E 15 1			E 152 E 153	
 LINE	362 363 364 365	366 367 368 369	371 372	374 376	377 378 379	380	381 382 383	384	385 386	387 388	389	390 391	392 393	394	395 396	397 398	399 400	401	402 403	404	405 406	407	408	410 413 413	415

-			PR	20	ደቦ	ING	P	agi	ε	EL	<u> </u>	K	IOT F	1.0	đĒ	C			
_							<u>'</u>	·					. AD2 . AD T/R DE						
-	10, 1986	13					R-, LANGRE		•		·		AD4, AD3,						
_	OCT 10	PAGE					I- , LANGWE						AD6, AD5, IEM/IO- D						
							N-, PICEN						AD8,AD7, {- M/1-=N						
-							IN UARTE						1010,AD9. 20> W-≡WR				(SN)		
- ·							0=X102-,X101-,X100-,P1TEN-,UARTEN-,PICEN-,LANGWR-,LANGRD-						, ADR17, ADR16 AD=AD15, AD14, AD13, AD12, AD11, AD10, AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD ITR CK=CK BHE -=BHE - MN/MX -=<1> R-=RD- HLD=<0> W-=WR- M/I-=MEM/IO- DATCTL=DT/R-,DE A- TST-=<0> RDY=READY RST=RESET				RECEIVER BUFFERS (FOR MINIMUM HAND-SHAKING)		
-			18			38	IX, -10IX,				-		, AD 13 , AD 1 =<1> R - = F = RESET				TH WOWIN		
-		STING	ECD LISTING			DECODING ENABLES ON HC138	0=X102-				0F 82C84		5 AD=AD15,AD14,AD13, 5-=BHE - MN/MX-=<1> R RDY=READY RST=RESET				(FOR MI	:	
_		SOURCE LISTING	ECC			GNABLES	>> , I ODEC				NAL OUT		₹16 AD=AC 3HE - =BHE - >> RDY ≈RE				RUFFERS	I 148=DSR, CTS,	
-	BOARD **	SC				DECODINC	EN=<0>,<0>,10DEC				CLOCK SIGNAL OUT OF		DR17, ADR16 2 CK=CK BHE - TST-=<0>					I 148≠DSF	
-						N OF I/O							9, ADR 18, AD INT=INTR [A-=INTA-				FOR RS-232	12	
-	ורבע כו				16	MODIFICATION OF	I SEL=∆∶			16	BUFFERING OF NOISY	0=CK	IFY E1 A=ADR19,ADR18 1,ADO NMI=NMI INT=IN N- ALE=ALE INTA-=INT			.86	UPS FO	/+ 12 , V+	
	••• DE-LANG CONTROLLER COMPUTER	UT LINE			0 9-10-86	MODIF	* \$MODIFY E88 SEL=A4,A5,A6		٠	0 9-16-86	BUFFE	+ HCO4 I=CLK- D=CK	× \$MODIFY E1 A≖ADR19,ADR18 1,ADO NMI=NMI INT≖IN N- ALE=ALE INTA-=INT			\$ECD 10-10-86	PULL-UPS	01P14 I17=V+12,V+12,	9
-	DE - LAN	UN INP	٠		\$ECO	* *	\$ MO	• •	*	\$ECO	* *	+ HCO	\$ W0	٠	•	¢EC	• •	410	1 \$END
_] • • •	LOCATION INPUT LINE										E-A-A						A - B - O	
		ELEM #										E 159						E 160	
		LINE	458	459	460 461	462 463	465 465	466 467	468	469	471	472 473	474	178	479	179.2	יי ה ה ה ה ה ל ת ה ל ת	479.6 479.6 479.7	479.8 480

O ERROR(S) HAVE BEEN DETECTED

- -

-	PRE	CEDING PAGE BLANK NOT FUNED
_	. 1986 2	
	OCT 10. PAGE	
-	0	
_		
-		
_	NCE	
· _	** NET NAME CROSS-REFERENCE	
	CR05:	
	NAME	
-	BOARD * + * NET	
-		
	MPUT	2 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
-	-LANG CONTROLLER COMPUTER	6 9 9 3 3 6 9 7 9 9 3 3 6 9 9 9 3 4 9 9 3 3 6 9 9 9 3 7 6 9 9 9 3 7 6 9 9 9 3 7 6 9 9 9 9 3 7 6 9 9 9 9 3 7 6 9 9 9 9 3 7 6 9 9 9 9 3 7 6 9 9 9 9 9 3 7 6 9 9 9 9 9 3 7 6 9 9 9 9 9 3 7 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
-	CONTRC	
-	DE-LANG	358, 439, 479.6 339, 358 164, 165 37, 95, 96, 477 283, 339 357, 439, 479.6 357, 439, 479.6 357, 439, 477 350, 439 350, 203, 215, 229, 374, 446 351, 130, 203, 215, 229, 374, 446 351, 130, 203, 215, 229, 374, 446 351, 120, 221, 234, 278, 314, 3 366, 137, 209, 221, 234, 278, 314, 3 314, 349, 439 314, 349, 439 314, 349 314, 340 314, 349 314, 34
	• •	139, 479, 6 158, 477 159, 479, 6 157, 209, 221, 234 150, 209, 221, 234 150, 209, 221, 234 150, 209, 221, 234 15, 209, 221, 234 17, 209, 221, 234 18, 209, 221, 234 17, 209, 221, 234 16, 209, 221, 234 16, 209, 221, 234 17, 209, 221, 234 16, 209, 221, 234 17, 209, 221, 234 16, 209, 221, 234 16, 209, 221, 234 17, 209, 221, 234 16, 209, 221, 234 16, 209, 221, 234 16, 209, 221, 234 16, 209, 221, 234 17, 209, 221, 234 17, 209, 221, 234 18, 209, 221, 234 19, 209, 221, 234 10, 209, 221, 234 10, 209, 221, 234 10, 209, 221, 234 11, 203, 215, 229 11, 203, 215, 234 13, 153, 153, 153, 153, 153, 153, 153, 1
		65 65 65 65 65 65 65 65 65 65 65 65 65 65 65 65 65 47 73 65 47 73 65 47 73 65 47 73 65 47 73 25 20 20 25 77 20 20 25 73 25 23 23 25 23 <td< th=""></td<>
_		358, 439, 47 339, 358, 439, 47 339, 358, 439, 47 357, 95, 96, 4 37, 95, 96, 4 37, 95, 96, 4 339, 357, 439, 47 339, 357, 203 95, 139, 203 95, 139, 203 95, 131, 203 95, 132, 203 95, 132, 203 95, 133, 209 96, 134, 321 314,
-		CCCCS CCCS CCCS CCCS CCCS CCCS CCCS CC

_		P	ECEDING PAGE BLANK NOT FURID
_			
_	10, 1986	4	
-	OCT	PAGE	
-			
•			
-		FERENCE	
-		CROSS-REFERENCE	
	•	NET NAME	
_	JARD ***	NET	
	DE-LANG CONTROLLER COMPUTER BOARD		
	סררפג כסו		
-	CONTR		•
			و 13 13 13
-	*		0 0 0 7
			278 283 291 278 283 291 278 283 293 278 283 290 278 283 283 2339 412 412 2933 404 376 396 374 376 395 427 376 395 427 376 376 395 427 376 376 395 427 376 376 394 427 376 376 393 427 377 376 393 427 377 376 393 427 37 374 388 427 37 377 377 477 427 377 377 477 427 377 377 477 427 377 377 477 427 377 377 477 37 377 377 477 37 377 37 477<
-			IR5 IR5 IR5 IR5 IR6 IANGDEN LANGDEN LANGDEN LANGDEN LANGD3 LANGD3 LANGD3 LANGD3 LANGD3 LANGD3 LANGD3 LANGD3 LO003 LANGD3 LO003

1 1	_	PRECEDING PAGE BLANK NOT CLAIM
1 1	_	
1 1	986	
1 1	10.	
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th>L DCT PAGE</th> <th></th>	L DCT PAGE	
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th></th> <th></th>		
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th></th> <th></th>		
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </td <td></td> <td></td>		
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 156.175,176 139.365 139.365 139.365 139.365 177.75,439 139.365 146.339.465 146.239.465 176.131 146.196.479.6 147.439.465 146.339.405 176.143 146.439.6 147.454.465 176.143.465 111.454.465 146.455.533.405.417.454.465 176.111.454.465 111.454.465 176.111.454.465 146.35.53 18.50.53 146.53.53 176.411.454.465 146.35.53 176.411.454.465 146.35.53 176.411.454.465 146.35.53 18.50.53 146.53.53 18.50.53 146.53.53 18.50.53 146.53.53 18.50.53 146.53.53 18.50.53 146.53.53 18.50.53 156.53 18.50.53 156.53 18.50.53 156.53 18.50.53 156.53 18.50.55 156.53 19.50.55 156.53 19.50.55 156.53	-	· · · · · · · · · · · · · · · · · · ·
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th>1 Rence</th> <th></th>	1 Rence	
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th>l 55-REFL</th> <th></th>	l 55-REFL	
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </td <td>IE CROS</td> <td></td>	IE CROS	
1 1 1 1 1 1 1 1 176.215 156.176 156.176 156.176 156.176 156.176 155.175.176 156.176 156.176 156.176 156.176 135.175.176 135.145 156.176 156.176 135.175.176 135.146 156.176 156.176 135.145 156.176 156.176 156.176 135.143 145.126 146.125 146.125 145.135 146.125 146.125 146.125 146.132.145 146.135 146.165 146.165 146.132.145 146.165 146.165 146.165 146.132.145 146.135 146.165 146.165 146.132.145 146.55 146.145 146.165 146.132.145 146.55 146.145 146.145 146.155.153 146.55 146.145 146.145 146.55.153 146.55 146.55 146.55 146.55.153 146.55 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 146.55 156.66 111.454.465 146.55 156.66 111.454.465 </th <th>ET NAV</th> <th></th>	ET NAV	
1 1 1 1 1 1 176, 215 175, 215 176 351, 439 351, 439 359, 543 355, 439 355, 439 339, 551 355, 439 339, 356 355, 439 339, 465 355, 439 339, 465 339, 356 339, 465 339, 351 339, 465 339, 352 349, 479, 6 339, 433 - 339, 433 - 339, 433 - 339, 443 - 339, 454 - 339, 454 - 37, 164, 184, 229, 234, 278, 314, 339, 405, 477 37, 164, 184, 229, 234, 278, 314, 339, 402, 405, 477 37, 164, 184, 229, 234, 455 37, 164, 184, 229, 234, 278, 314, 339, 402, 405, 477 37, 164, 184, 129, 465 38, 553 36, 65 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66 53, 66	*	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <th></th>		
I I I I I I I LODD 176.215 DE-LANG CONTROLLER - 339.351 - 339.351 - 339.351 - 339.455 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 339.465 - 344.349 - 2 - 2 - 2 - 344.349 - - - 344.349 - - - 2 - - - - - - - - - - - - - - - - - - - - - - <td>сомрит</td> <td>405.4</td>	сомрит	405.4
LODD- 176,215 LOW- 176,215 LOW- 176,215 LOW- 158,175,176 - 339,356 - 339,356 - 339,356 - 339,356 - 339,356 - 339,356 - 339,356 - 339,356 - 339,356 - 344,339 - 339,349 - 339,346 - 344,349 - 344,349 - 344,349 - 344,349 - 246,411,454,465 - 246,411,4) OLLER	33
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I <td< td=""><td>CONTR</td><td></td></td<>	CONTR	
Lobbo 176,215 Low 158,175,176 - 73,75,439 - 339,351 - 339,351 - 339,356 - 339,356 - 339,356 - 339,356 - 339,439 - 339,439 - 339,439 - 339,439 - 339,439 - 339,439 - 339,439 - 339,439 - 339,4465 - 246,411,454,465 - 402,403,432 - 402,403,432 - 402,403,432 - 402,405 - 246,411,454,465 - 246,411,454,465 - 246,411,454,465 - 246,411,454,465 - 23,66 - 246,4465 - 246,4465 - 246,441,454,465 - 246,441,454,465 - 23,66 - 333,53 - 402,405 - 246,441,454,465 - 246,441,454,465 - 246,411,454,465 - 23,66 - 246,411,454,465 - 23,66 - 246,411,454,465 - 23,66 - 246,411,454,465 - 246,411,454,465 - 246,411,454,465 - 23,66 - 246,411,454,465 - 246,4465 - 246,411,454,465 - 246,4465 - 246,4465 - 246,4465 - 246,441,454,465 - 246,4465 - 246,465 - 246,465 - 246,465 - 246,4465 - 246,4465 - 246,4465 - 246,4465 - 246,4465 - 246,4465 - 246,466 - 246,465 - 2	E - LANG	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
Lobbo - 176,215 Low - 176,215 - 3339,351 - 3339,351 - 3339,351 - 3339,355 - 3339,355 - 3339,355 - 3339,355 - 3339,355 - 3339,355 - 3339,356 - 3339,355 - 3359,355 - 3459,355 - 3459,555 - 3459,555 - 3459,555 - 3459,555 - 3459,555 - 3459,555 - 3459,555 - 3459,555	•	339, 465 465 465 465 465
	-	
11111 5-024 5 5 6 6 0 11111 5-024 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	_	
MORRAN MORRAN	-	ROMLODD- RTS- SI SDI- SDI- SDI- SD0- SD0- SD0- SD0- SD0- SD0- SD0- SD0


THE PAGE BLACK NOT FILMED

		P	RECEDING PAGE BLANK NUT FILMED
_			
	10. 1986	7	
_	0CT	PAGE	
_			
			сс-н-01 сс-н-02 сс-н-03 сс-н-05 сс-н-06
-			Сс- с- с- с- с- с- с- с- с- с- с- с- с- с
-		DICTIONARY	
-		NAME	V08 V08 V08
	BOARD ***	NE T	A H -H -H <td< th=""></td<>
	COMPUTER		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
·	CONTROL LER		B A C
_	DE-LANG C		0 0
	• •	OR PINS	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
_		LD D	
_		NET	CTSS CTSS CYCSE DRN- DRN- DSR DSR DSR DSR DTNR- DTNR- DTNR- DTNR- D112 D112 D112 D112 D112 D112 D112 D11

PRECEDING PAGE BLANK NOT FILMED

 0CT 10, 1984	PRECEDING PAGE BLANK NOT FILMED
BOARD *** NET NAME DICTIONARY	۲٥-٩- ١٠.
I I I I I I *** DE-LANG CONTROLLER COMPUTER BOARD LD DR PINS	2 0 4-H-35 C-C-30 C-D-04 2 0 4-H-35 C-C-38 C-D-03 2 0 4-H-36 C-C-38 C-D-02 2 0 4-H-36 C-C-37 C-D-01 10 <u>B-C-23</u> B-H-44 C-F-13 110 <u>B-C-23</u> B-H-44 C-F-13 10 <u>B-C-23</u> B-H-44 C-F-13 1 0 <u>C-H-47</u> C-D-01 A-U-06 1 0 C-H-42 C-U-02 A-U-05 1 0 C-H-43 C-U-01 A-U-05 1 0 C-H-43 C-U-01 A-U-03 1 0 C-H-43 C-U-01 A-U-03 1 0 A-U-01 C-U-01 A-U-03 1 0 C-H-43 C-U-03 A-U-23 1 0 A-U-01 C-U-03 A-U-23 1 0 A-U-03 C-H-14 C-U-03 1 0 A-U-03 C-U-11 (C-U-03 1 0 A-U-22 C-013 1 0 A-U-22 C-03 1 0 A-U-11 (A-U-32 1 0 A-U-13 (C-U-13 1 0 A-C-13 B-B-63 1 0 A-U-13 (A-U-32 1 0 A-C-13 B-B-63 1 0 A-C-143 A-U-32 1 0 A-C-143 A-U-32 1 0 A-C-144 A-H-22 1 0 A-C-143 A-U-32 1 0 A-C-144 A-H-22 1 0 A-C-144 A-H-22 1 0 A-C-15 B-H-63 1 0 A-U-31 A-H-628 1 0 A-C-12 B-H-44 B-F-624 1 0 A-C-28 B-H-613 1 0 A-C-28 B-H-613 1 0 B-C-21 B-H-43 B-F-634 1 0 B-C-23 B-H-636 1 0 B-H-43 B-F-636 1 0 B-H-43 B-F-636
NET	IR4 IR5 IR5 IR5 IR7 IR7 IR7 IR7 IR7 IR7 IR7 IR6 IR7 IR8 IR8 IR8 IR8 IR8 IR8 IR8 IR8 IR8 IR8

PRECEDING PAGE BLANK NOT FILMED



-
2 2
-
•
-
_
-
_
-

*** DE-LANG CONTROLLER COMPUTER BOARD ***

ECO LIST - 9-16-86

•

OCT 10, 1986

.

2

PAGE

В-J-49 А-J-20 А-A-24 А-J-20 В-J-50 22222 A - E - 14 A - A - 19 A - A - 19 A - A - 19 A - A - 24 A - 19 ADD REMOVE REMOVE ADD ADD

PRECEDING PAGE BLANK NOT FILMED

•

٠

- -

E. _ .

*** DE-LANG CONTROLLER COMPUTER BOARD ***

MODULE DICTIONARY

PAGE 1

OCT 10, 1986

.

•••

00.0 3 00.0 3 00.0000000000000000000000000000000000		\$0.05 \$0.02				80.0 5										•	•		· ·	\$ 0.00	\$ 0.00
0 0 0 0	1 - 0			•	-	2 10	2		n م	~ ~		-		4 -	-	-	-	ന	-	4	61
	•••	• •	• •	• •	•	• •	•	•	•	•		•	·	• •	•	·	•		•	·	•
• • •					•	•••	·	•	•	•	• •	•	·	• •	•	·	·	•	•	•	•
		• •	• •	• •	•	• •	•	•	•	•	• •	•	•	• •	•		•	•	•	·	•
	· · ·			• •	•		·	•	•	·	• •	·	•		•		•	•	•	•	•
	•••	• •	• •	•••	•	•••	•	•	•	•	• •	•	·	• •	•	•	•			•	•
		• •	• •	• •	·	• •	·	• •	•••	•	• •	•	•	•••	•	•	•	•	•	•	•
		• •		• • •	•	• •		•	•	٠		•	·		•	•	·	•	·	•	•
DIPCON. DIP14 . DIP16 .	HC02 HC02	HC08	HC 123A . HC 138	HC 191 HC 194	HC27	HC30	HC4075.	HC4078. HC74	HI 104	HM6516.	MC 1488 .	MC 1489.	0512DT.	27064 . 80086	82C52	82C54	82C59A.	82C82		82C86	TOTAL .

.

÷ : .) . — -____

10, 1986

00.1

*** DE-LANG CONTRULLER COMPUTER BOARD ***

CREM.UG1.V3 -- *WIREWRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

BAY-A

ک - ر	∗ ഗഗ		1		1	1 27 ALE 28 H016# 29 EOCEN- 30 L019# - 31 L019# - 33 EOCEN- 33 EOCEN- 35 EOCEN- 35 EOCSET- 37 RD- 37 RD- 39 LLROM	1 41 MEMDIS 42 MEMEN- 43 ILADCLR- 44 ILLUART 45 A3- 1 45 A3- 1 47 LO17#
H- A	01 H013# 02 H013# 03 H013# 04 A19 05 A18 06 A17	HO14# 12	00 02 15 15 15 15 15 15 15 15 15 15 15 15 15		,	D12 27 1 D13 28 1 D13 28 1 D14 29 1 D15 30 1 H016 32 1 IR2 33 1 IR2 33 1 IR5 36 1 IR5 37 1 IR5 37 1 IR5 37 1 IR7 39 1 D0 39 1	HOI7# 41 HOI7# 41 HOI7# 42 HAI2 43 HAI3 44 HAI3 44 HAI3 45 HAI3 45 HAI
A - G	HO(3/ 01 D8 02 1 D9 03 1 D10 04 1 D11 05 1 D11 05 1 D12 06 1	D15 D15 D17 D15 D15 D17 R-	13 AD1 14 AD2 15 AD3 16 AD3 17 AD5		1	27 AD3 28 AD2 29 AD1 30 AD0 32 D8 33 D7 35 D5 36 D4 39 D1 39 D1	41 <u>RAMADR-</u> 42 <u>A19</u> 43 A18 44 A17 45 A16 46 47 L017#
A - F	01 AD8 02 AD9 03 AD10 04 AD11 05 AD12 06 AD13 07 AD13			H011# 18 I A16 19 I A17 20 I	A18 21 1 A19 22 1 24 1 24 1 24 1 25 1 25 1 26 1	1	H012% 40 1- 1012%
A - E	H007# 01 I 02 I 03 I 04 I 05 I 05 I	1	3WAIT 13 I CLK- 14 I L011# 15 I H008# 16 I	18 ADR 16 19 ADR 17 20 ADR 18			40 AD0 41 AD1 41 AD1 42 AD2 44 AD4 46 AD5 47 AD5 49 L015# 50 C015#
A - D	01 LANGRDY 02 RDY2EN 03 RDY2 04 MEM-/IO 05 INTA- 06 IDDEC 07 LOIDEC		13 14 15 16 LOO1#		HOO4# 22 I HOO4# 22 I ADRINT - 24 I ROMACK - 25 I	1 1	WR- 40 I RD- 41 I ILADCLR- 42 I RES- 43 I R 44 I FEEDBACK 45 I
A - C	H001# 01 1 AD15 02 1 ADR15 03 1 ADR17 04 1 ADR19 05 1 ADR19 05 1 BHF - 07 1	• • •	MEM/IO- 13 I DT/R- 14 I DEN- 15 I ALE 16 I INTA- 17 I			1	40 LANGWR - 41 LANGRDY 43 FEEDBACK 44 RES- 45 LOO9# F
A - B						1	KDY2EN 40 I NMI 41 I LOO7# 42 I X2 44 I LOO7# 45 I LOO7# 46 I
A - A	01 L003# 02 AD14 03 AD13 04 AD12 05 AD12 06 AD10 06 AD10 07 AD9		13 AD3 14 AD2 15 AD1 16 AD0 17 NMI	18 INTR 19 CK 20 LOO4#			40 CUALT 41 1WALT 42 2WALT 44 X1 45 X1 46 X2 46 X2

PRECEDING PAGE BLANK NOT FILMED

•••

*** DE-LANG CONTROLLER COMPUTER BOARD ***

CREM.UG1.V3 -- *WIREWRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

U
Ĩ
Š
a

ר- ר	H046# 01 I LANGD0 02 I LANGD1 03 I LANGD2 04 I LANGD3 05 I LANGD3 05 I LANGD4 06 I LANGD5 07 I LANGD5 07 I LANGD6 08 I LANGD6 08 I LANGD7 09 I READ- 10 I	L043# 16 I 17 I 19 I 19 I 19 I 20 I 21 I 22 I 23 I 24 I	25 1 26 1 26 1 26 1 27 1 29 X100- 30 X101- 31 X102- 33 P1TCK1 33 P1TCK1 33 P1TCK1 34 P1TCK2 35 P1TCK2 35 P1TCK1 36 40 1 40 1 40 1 40 1 40 1 40 1 40 1 40 1
H-C	1 01 D0 1 02 D1 1 02 D1 1 03 D2 1 04 D3 1 06 D5 1 07 D6 1 08 D7 1 08 D7 1 10 L043#		HOFO# 29 I LANGD8 30 I LANGD9 31 I LANGD10 32 I LANGD11 33 I NOLANG1 35 I NOLANG2 35 I NOLANG2 35 I NOLANG2 35 I NOLANG2 35 I A1 LANGD 37 I READ- 38 I READ- 38 I A1 LANGD5 1 41 LANGD5 1 45 LANGD2 1 45 LANGD2 1 45 LANGD2 1 46 LANGD2 1 47 LANGD1 1 47 LANGD1 1 46 LANGD2 1 46 LANGD2 1 46 LANGD2 1 47 LANGD1 1 47 LANGD1 1 46 LANGD2 1 46 LANGD2 1 47 LANGD2 1 46 LANGD2 1 47 LANGD2 1 46 LANGD2 1 47 LANGD2 1 46 LANGD2 1
9-0	UARTEN- 01 H046# 02 DR 03 SDI 04 SDI 04 SDI 04 I RESET 06 I IBRE 07 I I RTS- 09 DTR- 10 DSR- 11 CTS- 12 L043# 13 L043# 13 SDD 14	1 16 H047# 1 17 1 17 1 18 1 19 1 20 1 21 23 V-12 23 GND12	25 V+12 26 V+12 27 12 29 D8 31 D10 32 D11 33 D12 35 D14 36 D13 37 LANGDEN- 138 L044# 138 L044# 1
C-F		V+12 16 RTS- 17 H048/ 18 R15 19 H048/ 21 H048/ 22	H044# 28 WR- 29 WR- 29 RD- 30 RD- 31 - A1 33 CLK2 34 CLK2 34 CLK2 34 CLK2 34 CLK1 31 - A2 32 CLK1 33 CLK1 33 CLK1 33 CLK1 34 CLK1 34 CLK2 34 C
C - E	01 RD - 02 WR - 03 D0 04 D1 05 D2 005 D3 008 D5 10 07 D4 11 A1 12 A2 12 A2 14 0X	10 12 12 12 14 15 15 15 15 15 15 15 15 15 15 15 15 15	H H H H H H H H H H H H H H H H H H H
0- 0	00000001++++	LANGD10 15 I LANGD11 16 I NDLANG3 17 I H043# 19 I REXT 20 I CEXT 21 I 22 I 24 I	25 1 28 D7 29 D6 30 D5 31 D4 32 D3 32 D3 33 D2 33 D2 33 D2 33 D1 34 D1 35 D0 36 CLKO 33 D2 36 CLKO 37 P1TOUTO 38 GATEO 39 C040# 44 C041# 45 C041# 45 C041#
C - C	1	15 NULANGO 16 NULANGO 17 NULANG2 19 LO38# 20 AURTRIG 21 HO43# 23 AURINT- 23 24	25 L039# H041# 34 H041# 34 A1 3 3 INTA - 35 IR7 37 IR6 38 IR7 37 IR6 38 IR7 37 IR8 40 IR8 40 IR1 43 IR1 43 IR1 45 IR1 45 IR1 45 IR1 45
C - B	HO38# 01 1 PICEN- 02 1 ILLPIC 03 1 04 1 05 1 05 1 05 1 07 1 06 1 07 1 07 1 07 1 07 1 1 1LLDIC 07 1 07 1 1 1LLPIC 11 1 1LLPIC 11 11LLPIC 11 11LL	L 21 L 035# 17 1 19 19 19 19 19 20 1 21 22 12 23 12 24 1	H040# 26 I 27 I 28 I 28 I 28 I 29 I MRTE - 32 I WRITE - 32 I
C - A	1	L034#	<pre>1LLIOEN- 1LLIOEN- 1LLIOADR- 1LANGRD- 8 LLLO- 8 LANGRD- 8 RD- 9 RD- 8 RD- 9 D5 8 RD- 9 D5 8 RD- 9 D5 8 RD- 9 D5 8 RD- 103 8 RD- 1003 8 RD- 1003 8 RD- 1003 8 RD- 1003 8 RD- 1003 8 RD- 1003 8 RD- 100 8 RD- 1000 8 RD- 1000 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8</pre>
	111111111111111111111111111111111111111	11 11 11 11 11 11 11 12 12 12 12 12 12 1	466644444493336616117103282826161

Ϊ.

PRECEDING PAGE BLANK NOT FILMED

.

•

10, 1986

OCT

· •		• •		
<u> </u>				
	1986			
-				
	10.			
-	OCT			
_				
				0 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
_				
-			- N- D	
			U	
_				
	979			
	R - 1			222222222222222222222222222222222222222
	MBE			0000000
	ECEI			
	20-DECEMBER-1979	s		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		CONNECTURS		
	*** & AD	NEC		D10 D10 D12 D14 D14 D14 D14 A11 A11 A11 A11 A11 D14 D14 D14 D14 D14 D14 D14 D14 D14 D
_		CON		× ×
	BOARD - CBM	0/	Ļ	
	EK .	1	œ	
	COMPUT			0 0
	COM PAC			015 011 013 013 013 013 013 013 013 013 013
-				000000000000000000000000000000000000000
	0LL			000000000000000000000000000000000000000
	CONTROLLER			P
	. co DES			65444444666666666666666666666666666666
-	DE-LAN			LANGD1 LANGD2 LANGD2 LANGD2 LANGD3 A A A A A A A A A A A A A A A A A A A
	<u> </u>			LANGD11 LANGD3 LANGD3 LANGD3 LANGD3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A
	E KR		- U - A	
_	••• • • I REWRAP		A	
	I.			L ANGD 10 L ANGD 10 L ANGD 10 A 2 A 2 A 2 A 2 A 2 A 2 A 10 A 10 A 10 A 10 A 10 A 10 A 10 A 10
	I			LANGD1 LANGD8 LANGD6 LANGD6 LANGD2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2
	CREM, UG1, V3			000000000000000000000000000000000000000
	. UG			000000000000000000000000000000000000000
	REM			
	บี			

PRECEDING PAGE BLANK NOT FILMED

_

_

*** DE-LANG CONTROLLER COMPUTER BOARD ***

•

10, 1986

0CT

CREM.UG1.V3 -- *WIREWRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

PLUGGING LIST

PRECEDING PAGE BLANK NOT FILMED

•••

•

.

Page 10

Appendix B

Software Source Listings

1. MON86

2. VRTX and TRACER Board Support Packages

H. ...crod. . 6 [.....1-2841.17. . v 7-6cr-1986 11:17:20 Page Assembler invoked by : AS86 MON/LIST/DEBUG/NOHONCHO

•

ORIGINAL PAGE IS OF POOR QUALITY

-

.

7-4 2 986 2 7:21 2age - -1.17 cro€ 6 [1-28 ------= ----

; ROMAble code follows CS:MONSEG, DS:MONDAT	data area (text messades		07,13,10 ; Syntax error message text	'Invalid'		'monitor'		command!','0		13 10 INCNDENT 0 - Brownst string	, r. u = r.		08.32.08.0 : Backspace sequence				AXY / HXY / CXY - Recharder Dames						CL', CH', DL'	, DH ,		13,10,'?-MON86- Invalid Parameter'					07,0		'0','1','2','3','4','5','6','7' ; Used in BINASC		'8',''9',''A',''B',''C',''D'',''E',''F'		
PAGE Segment Assume	POMah 1		DB	DB		DB		DB		â							30					M	MQ	MQ		DB					DB		DB		DB		
; Monseg			ERRMSG										BCKSPC	ansa.10			BEGNMS								••	PARMSG						••	HEXTBL				••
0 0 0 0 0 0 1 0 0	4 4 4 4	2.6	57	58	58	59	53	90			70	2 10	- -			C 9	57	6.8			27	77	13	74	75	76	76	76	76	76	<i><i>L</i></i>	78	19	79	80	8	81
٥			0 07 0	3 49 6E	64 20	B 6D 6	72 20	3 63 6	4 21 0		2 3 3 4 7 40 70 7		5 08 20 08 0	9 18 58 48		00	2158 4754 475	207 222 224 2 207 222 224 2 207 222 224 2 207 224 2 207 207 2 207 207 207 2 207 207 207 207 207 207 207 207 207 207		2 4451 5151 455 2 4451 5151 455		E 9198 929C 929	4 434C 4348 444	A 444		C 0D 0A 3F 2D 4D 4	4E 38 36 2D 20 49	E 76 61 6C 69 6	0 50 61 72 61 6	5 74 65 7	8 07 0		0	36 37	2 38 39 41 42 43 44	ۍ 4	
000			00	000		000		001			5		0		•		50	50	20			7 () (л С	05		002					100		001		008		

•

ORIGINAL PAGE IS OF POOR QUALITY

_
-
• 9 e -
20
÷
-
4
- 186
- of -
7-
<u> </u>
. 171.
: !
9
-286
•
-
<u> </u>
_
ros
4
6
-
-
نستا
-
_
-
-
-

	segment		; disable interrupts			; Mask all inputs to PIC		; get segment address of system RAM	; store it in the data segment register							; Add offset of Interrupt to stack ptr					; Get DS into AX	; Get old Inst. Ptr into BX	; Get ald CS into CX	; SAVE CS	; save DS		; save SS		; save ES	; save old IP	; get old Flags from stack	; save old PSW
	Set up data and stack	MONIT		DS	AX	AL, OFFH	ICW2AD, AL	AX, MONDAT	DS, AX	AX	REGS, AX	REGS+2, BX	REGS+4, CX	REGS+6, DX	AX,SP	AX,8	REGS+8, AX	REGS+10, BP	REGS+12,SI	REGS+14, DI	AX	вх	сX	REGS+16, CX	REGS+18, AX	CX, SS	REGS+20, CX	AX, ES	REGS+22,AX	REGS+24, BX	AX	REGS+26, AX
PAGE	Set up	PUBLIC	T: CLI	HSNJ	HSUG	MOV	OUT	MOV	MOV	POP	MOV	MOV	MOV	NOM	MOV	ADD	MOV	MOV	MOV	MOV	POP	POP	POP	NOM	NOM	MOV	MOV	MOV	MOV	MOV	POP	NOM
96 37	 86		101 MONIT:	102	103	104	105	106	107	106	109	1 110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130
			Υ.	ы	0	10 FF	:6 22	18 R	LE D8	8	A3 0050 R	1E 0052	0 30	16 0056	U	000	0	2E 005A	36 00	3E 005E	18	, B	6	19 OE 0060 R	0062 R	IC D1	0	IC C0	0	89 1E 0068 R	8	13 006A R
											01A9 A											01CD 5									0125 5	01E6 A

•••

ORIGINAL PAGE IS OF POOR QUALITY

Ξ

Ψ INTO PORT # 20 #22 # 1 2 2 * -00 . . Å. in the second . _ dic 1 101

.

,

	,
-	
	8 6
	•
-	-
	.:2
	:
	z
	86
	7-0d.
	-
	ļ
-	
	-
-	,
-	286
-	54
	2
-	,
	cosel
	č
_	
-	FS
-	FS
-	Fsl
-	Fs
-	Fsl
-	Fsl Fsl
-	Fsl Fsl
-	Fsl Fsl
	E I SI
-	Fsl Fsl
	FSI FSI
-	FSI FSI
	FSI FSI
-	- Landa - Land
-	L L L
-	FSI FSI
-	FSI FSI
-	- Landa - Land
-	FSI FSI
-	FSI FSI
-	

d was asked for	ommand?			yes, call routine		!	input from port command?	· ves call routine			output to port command?		yes, call routine		command?		; yes, call routine		to a second commence of the		yes, call routine			1d7 tes det ment jinn	, ywa, ywa mwa ungul iina command?	بحر	abberentyrunniser interrupty	Get end of interrupt command	tollate to reative	restore stack pointer	and stack segment register.	Get flags register		old code segment	Put it on the stack for IRET	.nstruction pointe	LKET Stack is ready. Now restore oth						
PAGE Now figure out which command was asked for	CMD,'D' ; display command?		DX,16	х	ALOOP		CMD,'I'; Input Ero	E				LL3		HLOOP	CMD,'R' ; register command?	n	R	MLOOP		•	ае ;	NLOOP		CMD, ' ; no command? Mices	0' : duit col	•	AL, OFFH ; .	••		••		GS+26 ;		, REGS+16 ;	••	AX, REGS+24 ; (A.K. X64544.2 P.C. A.Y	DI.REGS+14	SI, REGS+12	BP, REGS+10	DX, REGS+6	
PAGE Now Fi	CMP	JNE	MOM	CALL	JMD		LLL: CMP	CALL	JMP		LL2: CMP	JNC	CALL	awr ,	, LL3: CMP		CALL	JMP	; ; , , , , , , , , , , , , , , , , , ,		CALL	JMP		LLD: CMP	CMP	JNE	NOM	NOM	LUO	NOM	AOM MOM	NON	FUSH	MOV	PUSH	NOM	PUSH	20 H	AOM	NOM	NOM	MOM	
158 159 160	161	163	164	165	166	191	160	170	171	+172	173	174	175	9/T	178	179	180	181	182	181	185	186	187	188	190	191	192	194	195	196	191	199	200	201	202	203	1 07	507 902	207	208	209	210	
	~ 0	0	A 0010	0	EB D0		80 3E 006C K 49 76 05) c 1 c	C 4 2	ı I	e	50	E8 02D6 R	8 9	т 0	5	8 0	EB AC	- -) 0) 8	EB AO		80 3E 006C K 20 74 99				BO 20	20	00	A1 0064 R	A1 006A R		A1 0060 R		A1 0068 R	2200		005E	36 0	2E 005A	16 0056	
	21	21	0220	22	22		0228	:5	10	1	23	23	0238	7	24	24	2	24	2400	4 C	0253	0.25		0 4 C 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	07	2	~ ~	* ~*	2	~ *	NC	* ~	2	~	2	0275	N (7 G) DF	5 5	2 31	0 2	4

PRECEDING PAGE BLANK NOT FILMED

· · · ·

ORIGINAL PAGE IS OF POOR QUALITY

.

hers

7-d 986 [...7:24 .agel . 171.1 i-28 Ŧ 9 cros <u>b.</u>,

241	PAGE		
242 ;			

244 ;*			
245 ;*	OUTPU	OUTPUT to I/O port	
246 ;*			

248 ;			
	OUTPUT: MOV	DX, PAR2	; get port number
250	MOV	AX, PARI	; get number to output
251 ;			•
252	OUT	DX,AX	; output value
253 ;			
254	RET		; return
255 :			

02D6 8B 16 006F R 02DA Al 006D R 02DD EF 02DE C3

PRECEDING PAGE BLANK NUT FILMED

•••

•

ORIGINAL PAGE IS OF POOR QUALITY

-

a g e 86 4 1:20 7-04 +11. -286 3 F9 tosu

	; get MSB of address	; convert to 2 hex chars in BX	; get them in a convenient spot	; store 'addr:' in output buffer		; get LSB of addr							; get value	; turn into ASCII										~	; display line	; point at next location		; too far to use LOOP			; loop until all addresses are shown	; return
	AL, DH	BINASC	AX, BX	CHRBUF+2, AH	CHRBUF+3, AL	AL, DL	BINASC	AX, BX	CHRBUF+4, AH	CHRBUF+5, AL	CHRBUF+6,':'	CHRBUF+7,' '	AL, BYTE PTR PARI	BINASC	CHRBUF+8, BH	CHRBUF+9, BL	CHRBUF+10,' '	CHRBUF+11,' '	CHRBUF+12,' '	AL, ' '	DLL3	CHRBUF+12, AL	CHRBUF+13,0	AX , CHRBUF	NDBUF	ADDREG	CX	CX	CX,0	DLL4	DLL2	
PAGE	NOM	CALL	MOV	MOV	MOV	MOV	CALL	MOV	MOV	MOV	MOV	NOM	MOV	CALL	MOV	MOV	NOM	NOM	NOM	CMP	JL	MOV	NOM	LEA	CALL	INC	POP	DEC	CMP	JE	JMP	RET
																							DLL3:									DLL4:
282	283	284	285	286	287	288	289	290	291	292	293	294	295	, 296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314
	30E	E8 0	313 8B C	315 88 26	319	31C 8A	31E E8	321 8B	323 88 26	327 A2 0005 R	32A C6 06 0006 R	32F C6 06	334 AO 006	337 E8 05E	33A 88 3E 0008	33E 88 1E 0009	342 C6 06 000A R 2	347 C6 06 00	34C C6 06 000C R 2	351 3C	353	355 A2	358 C6 06	35D 8D 0	361	366 FF 0	36A	36B	36C	36F 74 0	0371 E9 02EC R	

•

ORIGINAL PAGE IS OF POOR QUALITY

لاط سيندووات روالا المناعد المرابع المرابع المرابع المرابع والمرابع و 1

•

ORIGINAL PAGE IS OF POOR QUALITY

•64 186 | 1:20 17-1 1 - 1 - 04 -289 F9 Loss F

; one parameter	; leave routine		; zero parameters	; leave routine		; point at error message				; print it		; error flag	; Store it as well	; do back to caller
CL,01	DONE 8		CL,00	DONE8		, PARMSG		BX, CS	, BX	R PTR SNDBUF		CL, OFFH	ERRFLG, CL	
PAGE ONEPAR: MOV	JMP		ZERPAR: MOV	JMP		BADPAR: LEA AX	PUSH	MOV	MOV	CALL	POP	NOM	MOV	; Done8: Ret
426427	428	429	430	431	432	433	434	435	436	437	438	439	1 440	441 442
B1 01	EB 1B 90		B1 00	EB 16 90		8D 06 005C R	16	BC CB	8E DB	9A 0561 R	1.F	Bl FF	88 0E 0073 R	C3
0436			0438							0449		044F	0451	0455

•••

• • FS MicrosET-86 FSASM-286 V1.17.00 7-0CT-1986 11:17:20 Page 1-16 PAGE **186** 487

LGLPAR takes a pointer [BP+SI] to a parameter in a character buffer and returns: CL = 01, AL = register index if param is a register name <math>CL = 02, AX = param value if param is a valid hex number <math>CL = 03, AX = 2 if param is none of the above ; try to convert to number ; Transefer both halves of number ; into return parameter and ; go home with legal value so far so good, check to see if it's a two byte number AX,WORD PTR CHRBUF(SI) ; get next two chars AL,AH ; put them in proper order ; attempt conversion ; save workspace registers 4-digit hex number. scoot bytes around ; is it an error? ; yes, return ; Save BX ; GITOF AX, WORD PTR CHRBUF[SI] get first two chars into AX possibly a two byte number FAR PTR ASCBIN FAR PTR ASCBIN CHRBUF[SI],' BH,00 NOTNUM AH, DL AL, BL AL, AH DONE 2 BH, 00 BADPR DX, BX sı XQX SI SI SI legal XCHG CALL LGLPAR: PUSH PUSH XCHG CALL VON MOV INC INC CMP JNE CMP NOM NOM INC INC GNP JNE MOV ЗE •• •• 529 531 532 533 533 533 501 504 505 505 505 509 514 515 516 521 521 523 523 525 526 527 528 503 517 518 519 497 498 499 512 524 491 513 488489 490 493 494 495 511 BC 0000 R 20 44 24 æ 84 0000 R C4 84 0000 R C4 ----**8A** E2 **8A** C3 **EB** 2C 90 05A0 -FF 00 FF 00 20 9A 05AU 6 2.2 9 A 8 0 7 5 80 74 8 B 86 8 8 8 B **9** 6 30 46 46 53 46 46 0494 0495 04A8 04AD 04BE 04C1 049A 049D 049E 04AF 04B1 0489 04C3 04C5 0496 049C 04A3 0446 0485 0487 0488

•

ORIGINAL PAGE IS OF FOOR QUALITY

-

DOME4

04C7

•6• : 20 86 1-04 111 -286 G, rosi о 4

SI ; Delete character from buffer, too. BYTE PTR DS:{BP+SI],' ; put a blank back ; send backspace sequence to term. point at first buffer position Pretend it's a backspace No. It must be a normal char. GETLIN inputs a line from the keyboard and stores it in the buffer CHRBUF ; Else save regs and display bs If nothing to delete, don't. Not ready yet. keep looping Get character carriage return pressed? Yes, exit routine a DEL character? ; continue looping for all Mask off irrelevent bits ; fill buffer with blanks ; move to next character ; Is it lower-case? Character in yet? DS:[BP+SI],AL ; blank character Backspace? ¥өв. ... •• FAR PTR SNDBUF AX, BCKSPC AL, USRADR BX, MONDAT DS:USR,AL BP, CHRBUF AL, URTIN AL,07FH AL,061H AL,040H AL,80H GOTLIN CHRDEL NOCTRL CHWAIT CHWAIT CHWAIT AL,' ' BLOOP DS, BX AL,0 AL, 13 AL,08 AX, CS DS, AX SI, 79 SI,0 SI,0 CONT DS BP Š BP SH 20 DS PAGE PUSH PUSH HSUG MOV MOV LEA Cale TEST PUSH NOM NOM AND CMP CMP CMP CMP JNE CMP POP POP POP VON MOV MOV CMP MOV LEA JGE NOM POP DEC MOV DEC 3 E ЗE ЭЕ NI 5 Ä Ľ NOCTRL: CHWAIT: GETLIN: CHRDEL: ; BLOOP: CONT: 583 584 586 587 591 592 593 593 595 596 597 600 601 602 603 605 605 605 611 612 613 615 615 615 613 613 613 580 581 582 585 588 589 598 599 608 603 610 578 579 BE 004F 8d 2e 0000 R B0 20 æ 20 æ 0025 20 24 02 ! 00 0074 0561 BE 0000 36: 88 3E: C6 38 7F 04 3240 ٥٨ DB 80 00 E.A 30 00 08 1 F 3 80 90 BD 7D FA 5 D8 61 EB ğ 4 E E4 **A**8 Э BB 8 E **A** 2 Ŀ С С E4 С В ğ S 75 83 55 56 JΕ U B 30 80 **8** ŝ ŝ ΞŦ 04FD 0501 0503 0506 0507 0513 0516 0518 0522 0524 0526 0528 052A 052C 052E 0530 0537 0538 04FA 0509 050E 0150 0518 051C 051E 053A 053C 0540 0545 054D 0512 0520 0533 0535 0536 0546 0547 0548 050C 0549 054F

		•																																								
		- 米里尔尔米米西南西南南南南南南南南南南南南南南南南南南南南南南南南南南南南南南南		SNDBUF sends the buffer pointed to by DS:AX. The string must be			***************************************	•					· point to beginning	; get next chatacter to send , moint it nort this state i i i		; if NUL, we're finished.	; leave when finished.											; ready to send next char?	; mask off irrelevent bits	; ready for next char?		; get character to send									: Back to caller	
		*********************		sends the buffer point	NUL-terminated.					FAR		BF, AA ST 0	AU DC (DD ACT)	(TCT 70) . CU , NA CT	10	AH, U	SNDOVR	SI, I	CONTI	DS	BX, MONDAT	DS, BX	AL, DS : USR	DS	AL,0	CONTI	CONT 2	AL, USRADR	AL,40H	AL,0	SNDWT	AL, AH	URTOUT, AL	SNDLP		DS	BX, MONDAT	DS, BX	DS:USR,0	DS		
PAGE		#		SNDBUF	NUL-ter				SNDRUP	PROC	200	AOH AOH	NOM			de la	35	GMD	JNE	HSUG	NOM	MOV	MOV	POP	CMP	JE	JMP	IN	AND	CMP	JE	NOM	OUT	JMP		PUSH	NOM	MOV	NOM	POP	RET	
		* * * * * *	••	••		•.	*****		PUBLIC	SNDBUF			SUDID					: IMONS										CONT1:	CONT2:							SNDOVR:						
642	4	644	4	646	647	648		650	651	652	159	459	555	252				909	000	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	•
											28 F.8		3E: 8A 22	*) 	4" (4" (11 0/				AO 0074 R			03	æ	24 32		3C 00		8A C4	E6 30	2B D3		3	BB R	DB	C6 06 0074 R 00	1 F	8	
										0561	5		0566 3								0575 B		057A A			0580 7		0585 E		0589 3		58D	58F	г		٦	594	597	599	59E	059F C	

ORIGINAL PAGE IS OF POOR QUALITY

-				i .				
ge		-						
: 20 9								
리 36 뇌								
1-00								
17.	a t s							
286	n LSB b Frof fl							
2	blend in LSB bits clear error flag go home						-	-
OSE								
F S	C C C C							
-	86,1 86,A6 84,0 Leeve							
_	SHL OR MOV JMP							
-								
_	7400 138 147 144 1442		•					
_								
_	5 5 0 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5							
	0508 D0 0500 0A 050f B7 0561 E8						- 10 / - 11 - 1	
							origina	L PAGE IS

IS OF POOR QUALITY

			-	
- n ,				
age.				
7 : 2d				
386	4 4 4	* 0	SHIFT.	
7-0	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	<pre>Is it a valid registar? No. display message & return home det reg. name carriage return and line feed at beginning rut lst char. in output buffer rut 2nd char. in output buffer fout 2nd char. in output buffer format output nicely format output nicely Past 14th register? YES. Must be an 8-bit reg.</pre>		
171	plays the value of the register whose name is by REGNMS[SI]	registar? registar? eg. name rn and beginning in output in output nicely nicely ster? an 8-bit r		
- 28 (of the register whose	Is it a valid registar No. display message f display message f carriage return and line feed at beginning Fut 1st char. in outpu Put 2nd char. in outpu Put 2nd char. in outpu Fut 2 char. in outpu Put 2 char. in outpu Fut 2 char. in outpu		
<u>.</u>		IS it a vi No. disp Go Carriage ; Go carriage Put 1st ci Put 1st ci Put 2nd ch Format out Past 14th YES. Must	T	· · · ·
\م	- u - 0	א א א א א א א א א א א א א א א א א א א		joje –
sor	the value GNMS[SI]	*	•	
2	A A A A A A A A A A A A A A A A A A A	* U U U U U U U U U U U U U U U U U U U	~	
1	YS ST	* \$ 0		
	displays at by RE	MP SI, NREGS*2 G BDFAR OV AX, CS: REGNMS[SI] OV CHRBUF, 13 OV CHRBUF+1, 10 OV CHRBUF+2, AH CURBUF+3, AL OV CHRBUF+4, ' ' OV CHRBUF+5, ' '		
-	، ها م م م م	ະ ທຄ≩ີ000000000 		
	PAGE ************************************	CMP JG MOV MOV MOV MOV MOV MOV CMP JNL		
	م م م م م م م م م م م م			
		- X S T		
	0 0 0 0 C C C C C C C C C C C C C C C C			
				• _
—				
		0 R 0 D 0 A 3 A 2 0		
		о 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
		2C 2C 0000 1C 0000 1C		
-		833 FE 24557 24557 24550 260688 2606 2606 2606 2606 2606 2606 2		
		0602 0605 0607 0607 0616 061A 061A 0621A 0622 0622 0622		

-

ORIGINAL PAGE IS OF POOR QUALITY

_

ي بم r o S B FS

	Print error message		, puttic at attor message				· brint it						. Put SI into a math registrat	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· Partar of a country at connect entry · Destars of	Martin J. Doint at table of seriet	r start at table of register from the collections		: Convert value to ACCII coded unv	r compete variation and all could have a second the second s		; NULL char. line terminator		: Send line to terminal			д V Ө			
	Illegal register. Prin	DAMAG YA		2	BX, CS	DS, BX	SNDBUF	DS	LEEV	 	8-bit register handler		AX.SI	AY DICH	AX 1	ST AY		AL.DS:[BP+SI]		BINASC	CHRBUF+6.BH	CHRBUF+7, BL	CHRBUF+8,0		AX, CHRBUF	SNDBUF		Restore registers and leave			
PAGE	Illegal	LEA	DIICH			NOM		POP	JMP		8-bit re		MOV					MOV		CALL					LEA			Restore		RET	ENDS
	•• ••	BDPAR											BIT8:														••	••	••	LEEV:	MONSEG
808	810 811	812	813		575	815	816	817	818	819	820	821	+ 822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840
		8D 06 005C R	16			Δ	9A 0561 R	1.F	EB 2A 90					2D 001C	D1 E8		8D 2E 0050 R	3E: 8A 02		05E	3E 0006	8 1E 000	0008			9A 0561 R				c3	
		065E	0662	2990		0665	0667	066C	066D				0670	672	0675	0677	0679	067D		0680	683	0687	588		0690	0694				6690	0 6 Y A

•

ORIGINAL PAGE IS OF POOR QUALITY

- · -

-	-		—				_	-		_	_	FS	rost	_	F	-286
												-				
LL2.	•							ľ	NEAD	4560	U A D N C N					
ГГЗ.	•	•	•	,				г 1	NEAR	0740		_				
LL4	•						r		NFAD			_				
LL5			•					1.1	NEAR	0758	DACNOR	_				
LL6.	•	•	•	•	•		• •		NEAR	0248	DICUCH	_				
LL7	•	•	•	,	•	•	•	Г	NEAR	0204	MONSEG					
LOOP6.	•	•	•		•	•		Ч	NEAR	0403	MONSEG					
LOOPR.	•	•	•	•	•	:		Ч	NEAR	0488	MONSEG					
LSBCNU	•	:		•	•	:	•	Ч	NEAR	0588	MONSEG					
MLOOP.	•	•	•		•	:	•	ц	NEAR	01F8	MONSEG					
MONIT.	•		•	•	•	:	•	Ч	NEAR	0190	MONSEG	Global	al			
MSRADR	•	•	•	•	•	:		NU	Number	0036						
NOCTRL	•	•	•	•	•				NEAR	054F	MONSEG					
NOPARS	•	•	•	•	•	:		Ч	NEAR	0482	MONSEG					
NOTLWR	•	•	•	•	•	:	•	-	NEAR	0555	MONSEG					
NOTNUM	•	•	•	•	•	:	•	Ч	NEAR	04CA	MONSEG					
NREGS.		•	•	•	•	:		NU	Number	0016						
NUMOK.			•		•	:	•	-1	NEAR	0503	MONSEG					
ONEPAR	•	•	•	•	•	•	•	ч	NEAR	0436	MONSEG					
OUTPUT	•	•	•		•	:		ר	NEAR	02D6	MONSEG					
PARI .	•	•		•	·	:			WORD	006D	MONDAT					
PAR2	•	•	:	•	•	•	•		WORD	006F	MONDAT					
PARASG		•	•	•	•				BYTE	0050	DESNOM	Length		=001C		
PAKSE.	•		•	•	•	:		-1	NEAR	0400	DESNOM					
TAMONA	•		•	•	·	•		-1	BYTE	001C	MONSEG	Length		6000=		
REGNMS .	•	;	•	•	•	:			WORD	0030	MONSEG	Length		=0003		
KEGS .	•	•	•	•	•	:		1	WORD	0050	MONDAT			=000E		
	•	•		•	•	;	•		NEAR	046D	MONSEG					
ALCOAR S	•		•	•	•	,		ц I	NEAR	0456	MONSEG					
	•	•		•	·	•			PROC	0561	MONSEG	Global		Length =003F	=0031	
SNDOVR	•	•	•	•	•	•			NEAR	0000	MONSEG					
SNDWT.	· ·	• •	•		•	•	•	4 F	NCAD							
STORE.			• •		•		•			3000						
TOPARS .	•				• •	•••	•		NEAR	0367	DENOUSED NON					
URTIN	•		•	•	•	•		N	Number	0030						
URTOUT .	•	•	•	•	٠	•		NU	Number	0030						
USR	•		•			•		ц.	L BYTE	0074	MONDAT					
USRADR .	•	•		•		•	•	NUL	Number	0032						
ZERPAR .	•	:		•	•	:			NEAR	0438	MONSEG					
Maroj og	Cauero	0														
Errors																
		1														
•	\$															

• •

ORIGINAL PAGE IS OF POOR QUALITY

-

.174 7-04 86 { ':20 } jmbol

• 5 e . 5:11 F crof 6 -28 .17 14-H 987

5) place the address of the configuration table for TRACER at an off-When adding TRACER to an existing board support package with VRTX, the set of -4 from the beginning of the configuration table for VRTX This system will implement VRTX and TRACER using a two- vector system TRACER is added into the system, four possible satups present themselves: 1) single vector, single I/O channel the way in which VRTK is called in version 0.0 is with an interrupt. If 3) add an interrupt in the IVT somewhere which has the starting point of TRACER if the two vector method is being used. 256 (fixed) 13 (nnused) (pesnun) Value Implementing VRTX and TRACER (hopefully) With polled downloading routine Board support package for the Seldin-1 -• • 2) add interrupt # 3 for support of breakpoints construct the configuration table for TRACER VRTX workspace calculation: and XON/XOFF transmission Call TR_INIT before VRTX_INIT or VRTX_GO 256 + 48t + 10p + 6b + 12q + 4qe + s Supervisor.....Bruce Block Number of memory partitions in system SYSTEM CONFIGURATION Version 0.2 Number of gueue elements in system Date 5-1-87 Maximum number of tasks in system Number of memory blocks in system add interrupt # 1 for trace mode 2) single vector, two I/O channels 3) two vectors, single I/O channel two vectors, two I/O channels Separate interrupt stack flag queues in system following additions must be made: 11771 VRTX system vaijables Interrupt stack flag User stack size will use method #2. Description Number of 4) ; ; Name | * SD • 1 **a**, <u>a</u> σ H 10 15 16 19 20 21 25 26 38 39 40 24 5 1 12 13 14 1 22 23 5 28 29 30 31 33 35 36 3.7 44 45 46 47 48 6 20 53.54 34 51

. 11 יז ד^ו - HA 17.9 286 07 11 . 3So: s a

	;reserved by 8086 not used here	jinst. ptr. of entry point for TRACER	strugte step interrupts	code segment of above:	;reserved by 8086 not used here	jinst. ptr. of entry point for TRACER	;breakpoint interrupts	;code segment of above	;reserved by 8086 not used here	junused			pointer to data received handler	pointer to data received handler	;timer #2 interrupt not used	pointer to clock interrupt handler	;timer #0 interrupt not used	; unused				;VRTX entry point	; unused			pointer to configuration table		TRACER entry point CS	; unused				
BYTE	H0000	TRC_SS_ADDR_IP		TRACER CODE SEG	0000H	TRC BP ADDR IP	8	TRACER CODE SEG	0000H	2 DUP(?)			CHAR RECD	CHARTRANS	0000H	CLOCK INT	0000H	19 DUP(?)			VRTX_IP	VRTX CS	94 DUP(?)			CFTBL	TRC_ENTRY_IP	TRACER CODE SEG	127 DUP(?)				
E LABEL	đđ	Ma		MQ	00	MQ		MQ	MQ	90			DD	QQ	QQ	00	QQ	QQ			MQ	MQ	DD			00	MQ	MQ	đđ			VEC TBL ENDS	
109 TAB	110	111	717	113	114	115	116	117	116	119	119	119	120	, 121	122	123	124	125	125	125	126	127	128	128	1.28	671	130	151	132	132	132		135
	00 00 00 00	0000		F160	00 00 00 00	0000		F180	0000	02 [とこことここと	_	008F R	00D6 R	00 00 00 00	0054 R	00 00 00 00	13 [iiiiiii		0000	F000	56 {			00 00 00 00	0000	F180	7F {	******	_		
0000		0004								0012				001E				2 E			007A		007E				OIFA		55			0 3 F A	

- -

-

4 •6 _

		out lower 7 bits of USR	***********************************		e various return codes for calls				successful return		JLASK IU GEFOF Jfor SC TCREATE	;no TCB's available .for st TCDFATE	mailbox in use	for SC_POST	jzero message ;for SC POST		JEOF UL NACHN Jeime- out	for SC PEND	fatal initialization error for VRTX INIT	no character present	for UL_TXRDY						_0 ;initialize XON/XO		4-bytes for	; VRTX INITIALIZATION	17 444		get VRTX_INIT entry point	;CALL VKTA . adv affore?						
) tesume o	used t	, Basks	*************		v	ort- package.			••	••														~	ند بر بر بر				AX, STACK_SEG	S, AX	;*** call VRTX_INIT		AX, VRTX_INIT	TX ^	P INIT	W				
021H	080H	N080				– support			H000		H100	И С О О	0054		H900	00 7 H	0 0 A H		00FH	0104				FAR		•	PRC	4 S	AX	SS	•		AX	VRTX	<u>د</u> م	.'		•		
EQU	EQU	EQU	* * * * * * * *			this board-		[EQU		EQU	EQU	EQU	I	EQU	вQU	EQU		EQU	EQU				PROC			MOM	NON	MOV	MOM			NOM	TN1	LTZ I	1				
XON	RXRDY	RXRDY_MASK			This	; used in t	*******	L L L L L L L L L	RET OK		ERTID	ER_TCB	ER MIU	1	ER_ZMW	ER_BUF	ER THO	I	ER_INI	ER_NCP				TINI			ENTRY:													
188	189	190	192	193	194	195	196	198	199	200	, 201 202	202	205	206	207	209	210	212	213	215	216	218	219	221	222	224	225	226	227	228	230	231	232	233	214	236	237	238	K C 7	
																												BC 0200 R		8E D0					3D 0000 74 65					
0021	0800	0800							0000		0001	0002	2000	1 2 2	9000	0007	000V		000F	0100				1000			1000	9000	6000	00			3000	111	6100	9100				

:

ORIGINAL PAGE IS OF POOR QUALITY

•6• 5:11 387 h- 14- M 14- M

• accessed and set up accordingly. Once the control words have set up the timer operation, then the initial count values may be writ-Through the use of the select bits, each timer may be individually rul,rw0 ...how init count is to be written into the timer register I) Write a control word to the 8254 which will inform it as to what ten to the appropriate timer register. On the Seldin-1, the ports are as follows:determines if the counter will be BCD or 16-bit binary This block will initialize the 8254 Programmable Interval Timer. This information will be sent next, i.e. which timer, how the count -- To generate interrupts every lons for the VRTX system clock 11 => Read/Write least significant, then most significant m2,m1,m0 ..determines which mode the timer will operate in 2) Write the initial count value to the proper timer register mode 1: hardware retriggerable one-shot Read/Write least significant byte only Read/Write most significant byte only 11 => allows for read-back of current count Thus, the programming sequence is as follows: 000 => mode 0: interrupt on terminal count mode 5: hardware triggered strobe Programming the 8254 involves two basic steps: b7 b6 b5 b4 b3 b2 b1 b0 mode 4: software triggered mode device is being used for the following purpose: control word bits specify the following 0 => normal 16-bit binary counter mode 3: square wave mode mode 2: rate generator => BCD counter, 4 decades 00 => counter latch command Timer #0 Register = \$42 Timer #1 Register = \$44 540 Timer #2 Register = \$46 00 => select timer #0 select timer #2 select timer #1 Control Register = scl,sc0 ...timer select is to be sent, etc. Set up timer sc0_ bod sc1 240 17 2 2 ī 101 => î 100 => 001 => ×10 => 01 = ĥ 10 => 01 = Description: ×11 10 Summary: bod The 3293293329 334 324 325 326 332 333 61E 320 322 323 314 315 316 318 321 290 302 303 306 307 308 309 310 311 312 313 317 285 287 288 292 293 295 296 299 300 105 304 105 289 291 294 297 298 284 286 282 283 -

-					
e D		••••••			
8. J					
Jem- p	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
-2861 .17.1 8-MA	for tim 120 msb				
286	get msb for timer #1 jinitialize msb of co				
-01 -01					
r sel	AX,PIT_I_MSB DX,AX				
5					
	MOV OUT ENDP				
_	PIT_INIT				
	L L L				
-	9 9 0 1 9 5 2 9 5 8 6 8 6 8 6 8 6 8 6 8 6 8 6 8 6 8 6 8 6	٠			
_					
-					
_	B8 0030 EF				
	005000053				

- -

rd nicrostion Flam. 2867. Lu 24-MM. - 187 1..... 111

0064

448

-----All initialization control words, other than the first, will go to the higher address. Once the PIC is initialized, operation control OCWs are distinguished from one another as follows: - OCWl is any word sent to the higher address after initial-To begin initialization of the PIC, the first initialization word The 8259 PIC requires the following data to be programmed into it must be written to the lower address. It is recognized as the start of the initialization process when A0 = 0 and D4 = 1. Once the first ICW has been recognized, the PIC looks for the rest of words may be sent at any time, and as many times as desired. The what is the address interval of the IVT? what is the begining address of the interrupt vector table? , , , This information is given to the PIC via initialization words: 。 • Initialization for the 8259 Programmable Interrupt Controller OCW2 is any word sent after initialization with A0 OCW3 is any word sent after initialization with A0 2) ICW3, if in cascaded mode (indicated in ICW1) - is there only one PIC, or are there more? fully nested or not fully nested mode? Calculations for ICWs and OCWs — is the CPU an 8086/8088 or an 8085? auto or normal and of interrupt? the sequence in the following order: I will set up the PIC as follows: 3) ICW4, if specified in ICW1 address interval of 4 bytes special fully-nested mode - ICW3 if in cascaded mode normal and-of-interrupt before it will operate correctly: D4 = 0, and D3 = 0. D4 = 0, and D3 = 1 edge triggered mode do not need ICW3 - single mode IZATION. 8086 mode ENDP 1) ICW2 ICMI I CW4 I CW2 Note: 1 ī ī ł ł 1 t I CLOCK_INT 487 195 4964998 501 490 492 193 194 459 460 1 462 469470 874 875 875 480 481 482 483 484 485 486 488 489 491 4 5 4 4 5 4 4 5 5 4 5 5 463 464 165 166 167 168 471 172 473 478 479 450 451 152 156 157 158 461 449

العاني دومعالي التاريم المنتزين (م-۲۰۰ ماري) التاري (م-۲۹ ل

.

		Interrupt vector fable structure	
Int.	(type) (Source	IVT location (IP:CS)
	0	Divide by zero error	00
	-	9	••
	7	maska	08
	<u> </u>	int	90
		Interrupt on overflow	10
			•
		UART data received	20
	8	transmit	24
	6	- timer #2	28
	01	- timer #1	20
	11	FLC UIBOF OU INTOFFUDE	50
	 	Unused	•
	32	VRTX entry pointer	80
	<u> </u>		
	128	Configuration table ptr.	200
	129	Pointer to TRACER entry	204
		Unused	
	255	Unused	3 F F
NOTE	4		
•		actupes (o = 4) are	by the suss
		机偏相器 化有化合物 化化合物 化合物 化合物 化合物 化合物 网络副家属 医皮肤 医发育	*************
	з	to calculate the Interrupt Vectors	ors
	;		
	05 411, 50 all of t	rist of all the Date address of the IVT is programmed into the PIC via for all of the DIC's address of the tribution to the tribution of the DIC's address of the tribution of tribution of the tribution of the tribution of trib	is programmed into the PIC
The FIC	PIC on the Seldin-1	din-1 incorporates 7 of 8 inter din-1 incorporates 7 of 8 inter	ons ato made folativo to this interrunts (if more nereseary
	can be	d, vielding up to	inter.
Lovest	priorit	IO = UART/ data recei	
		= UART/ data t	complete
		<pre>= third timer 1</pre>	from the PIC
		3 = second timer	
		14 H TITEL LIMOT INTERTUPE 15 - Yak address istarrist	
		I6 = end conv (from ALP)	

•••

ORIGINAL PAGE IS OF POOR QUALITY

- · -

•5 rst muroset a rt..... 2001 2011

• divisor select -- divides the result further into a baud rate put the external clock frequency or the baud rate generator.* Thus, each address corresponds to two possible operations. Possible CO select-- determines if the CO pin of the UART will out-4) $\$36 \Rightarrow$ bit rate select register and modem status register will input a character from the serial port three control registers need to be initialized on the \$252: I will use the following to initialize the UCR, MCR, and BRSR: outputs a character to the serial port 0 Seldin-I has the following addresses for the ports: set to prescaler select-- divides the clock frequency \$36 reads the Modem Status Register reads the UART Status Register BRSR computes the baud rate given the following: 1) \$30 => data I/O
2) \$32 => UART control and status registers - D7 - D6 are reserved for future use--- MIEN modem interrupt enable selects the baud rate - D4 = 10 for 7-bit characters Initialization for the 8252 UART = 0 to disable modem interrupt Baud Rate Selector Register (BRSR) initializes the UCR initializes the MCR DTR data terminal ready = 000 for even parity INTEN ... interrupt enable - D7 = 0 for normal operation d. REN receiver enable 3) \$34 => modem control register Modem Control Register (MCR) reads the MCR UART Control Register (UCR) is used for the following: = 0 for one stop bit UCR sets up the following: 1) word length number of stop bits transmit break d. loop test mode \$34 \$36 \$ 30 \$ 30 \$ 32 \$34 \$32 selects mode: echo mode î î Î ĵ ĵ - D1 î î a. normal MCR_CTRL: UCR CTRL: parity AX AX ÄX - OUT nn instructions: - 0UT nn OUT nn OUT DD - IN AX - 05 00 **9**0 2 \$32 NI -. م . 0 ġ . U I N N I 7 MCR 9 9 9 Ē 1 2 . 5 ī 6 ī 3 ŧ Only The The Th. Th. 673 674 675 676 678 679 680 681 682 683 684 685 686 687 650 651 652 660 662 663 677 653 664 665 666 667 668 699 670 671 672 646 647 648 619 654 661 638 645 636 637 639 640 641 643 644 634 635 642 .

2 = output stopped, and a transmit interrupt as occurred I use the standard <ctrl> s as XOFF and <ctrl> q as XON The pseudo code for the routines can be found in the system release notes." but in case they have disappeared, I will include it here. The flowcharts " for these routines should be around somewhere in my external documentation" 8252 UART = output stopped, but no transmit interrupt has occurred This procedure will be accessed whenever the DR pin on becomes active. The handler uses the following calls: Character received interrupt handler TRANSMIT_CHAR: get_character from VRTX using UI_TXRDY post character with UI_RXCHR post character with UI_RXCHR character is <ctrl> q then if character is (ctrl) s then AX = UI RXCHR (0013H) do transmit_char output character to UART if flag is 2 then 1) UI_ENTER/EXIT as usual
2) UI_RXCHR: get character from UART AX = return code CH = character do transmit_char 0 set flag to 1 if flag is 0 then if flag is 0 then set flag to set flag = 2 endif ENTRY : endif endif EXIT: else else **J**ıbn**e** endif ч**н** - П else **TRANSMIT**: else RECEIVE: -779 784 785 786 789 790 793 795 775 775 776 776 781 782 183 787 788 161 792 765 767 767 768 178 761 762 763 764 769 0170 171 172 573 756 760 749 750 751 752 753 754 755 758 759 742 143

,**[●6**¶ ⊑

111:52

1 18.

4 - M

111

- 286

٩.,

. _

rost

5

rs microser-au rsan-286 ... 17. Lu 14-MAL 147 1 11

001 30 CMI - GARTEGIE (In build of the standard in the standard	the next character to be printed. *
50 50 50 50 50 50 50 50 50 50 50 50 50 5	
50 50 50 50 50 50 50 50 50 50	ì
50 50 50 50 50 50 50 50 50 50	driver will output the character to the appropriate a
50 50 50 50 50 50 50 50 50 50	-
50 50 50 50 50 50 50 50 50 50	
50 50 50 50 50 50 50 50 50 50	
50 80 3E 0000 R 00 75 0D 80 3E 0000 R 00 75 0D 80 3E 0000 R 00 94 0106 R 80 50 94 0106 R 80 75 95 00 94 0106 R 875 97 00 97 00 98 00 90 00	
50 50 50 50 50 50 50 50 50 50	mode ***
80 3E 0000 R 00 75 0D 75 0D 80 3E 0000 R 00 9A 0106 R 669 9A 0106 R 669 9A 0106 R 75 05 3D 0000 R 02 871 673 3D 0000 9A 0106 R 873 873 873 873 874 873 873 873 875 873 875 873 875 877 877 877 876 877 877 877 877 877 877	;save for UI_EXIT to restore
80 3E 0000 R 00 75 0D 88 0014 CD 20 9A 0106 R EB 15 90 C6 06 0000 R 02 873 873 9A 0106 R 75 05 3D 0000 9A 0106 R 876 876 876 877 876 877 878 876 876 876	structed to be printed at a
80 3E 0000 R 00 75 0D EB 0014 667 71 20 51 20 66 000 R 02 66 000 R 02 67 0 71 00 71 00 71 00 71 00 71 00 71 00 77 00 77 00 77 00 87 00 80 00 800	request next character to be printed
75 00 88 0014 669 58 15 90 58 15 90 58 15 90 58 15 90 58 15 90 58 0014 67 50 20 30 0000 R 02 873 30 0000 R 02 873 57 875 30 0000 R 02 873 57 875 57 875 57 875 57 875 58 80 58 91 58 91 5	STAT, CASE_0
B8 0014 CD 20 E8 15 90 E8 15 90 C6 06 0000 R 02 B8 0014 CD 20 3D 0000 3D 0000 P4 0106 R B8 0011 P4 C5 B8 0011 B8 0011 B8 0011 B8 0011 CB 20 B8 0011 CB 20 B8 0011 B8 0011 CB 20 B8 0011 CB 20 B8 0011 B8 0011 B8 0011 B8 0011 CB 20 B8 0011 B8 000 B8 0000 B8 0000 B8 0000 B8 0000 B8 0000 B8 0000 B8 0000 B8 00000 B8 0000 B8 00000 B8 00000 B8 000000 B8 0000000000	
CD 20 9.4 0106 R EB 15 90 C6 06 0000 R 02 BB 0014 02 3D 0000 75 05 3D 0000 9.4 0106 R BB 0011 9.4 0106 R BB 0011 BB 0011 CD 20 BB 0011 CD 20 BB 0011 CB 20 BB 0011 CB 20 BB 0011 CB 20 BB 0011 CB 20 BB 0011 CB 20 BB 0011 BB 0011 CB 20 BB 0011 BB 000 BB 0000 BB 000 BB 000 BB 000 BB	101
9.4 0106 R = 70 C6 06 0000 R 02 B8 0014 02 CD 20 30 0000 75 05 9.4 0106 R = 73 873 873 873 873 873 877 877 8	
EB 15 90 C6 06 0000 R 02 EB 0014 CD 20 3D 0000 75 05 9A 0106 R BB 0011 CD 20 BB 0011 CD 20 B 0011 CD 20 CD 20 B 0011 CD 20 CD 20	XKDY
C6 06 0000 R 02 873 B8 0014 874 CD 20 874 30 0000 876 37 05 9A 0106 R 876 878 9A 0106 R 888 883 CD 20 88 0011 886 883 CD 20 CB 20 CB 20 CB 20 CB 20 884 885 885 885 885 885 885 885	
B8 0014 CD 20 3D 0000 75 05 9A 0106 R 877 B8 0011 CD 20 B8 0011 CD 20 B8 899 B885 B891 B885 B885 B885 B885 B885 B885 B885 B88	
EB 0014 3D 0000 75 05 9A 0106 R 875 863 CD 20 CD 20 CD 20 884 885 885 885 885 885 885 885 885 885	LDY .
75 05 75 05 9 0000 9 0106 R 876 8 0011 8880 6 882 CD 20 CD 20 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	; call VRTX
75 05 9 A 0106 R 877 8 0011 R 880 8 0011 681 CD 20 8 A C5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	;return code OK?
9A 0106 R 88 0011 CD 20 CD 20 8A C5 879 886 886 886 886 886 886 886 88	;if not, exit
9A 0106 R 88 0011 R 88 0011 R 88 20 84 C5 84 C5 84 C5 85 88 88 88 88 88 88 88 88 90 89 1 89 2 89 3 89 3 80	ro rrassmit character are
9.4 0106 R 880 B8 0011 B8 0011 686 CD 20 CD 20 8.8 55 8.8 59 8.8 59 8.8 59 8.9 5 8.9 5 8.0 5 8.0 5 8.0 5 8.0 5 8.0 5 8.0 5 8.0 5 8.05	
88 0011 CD 20 CD 20 CD 20 88 55 87 C5 F7 30 CD 20 CD 20 CD 20 CD 20 88 55 89 55 89 55 75 CD 20 CD 20 C	rxRDY ;go to transmit it
B8 0011 CD 20 CD 20 BA C5 BA C5 E7 30 CB 20 CB 2	
B6 0011 CD 20 CD 20 BA C5 E7 30 CB 20 CB 2	
B8 0011 CD 20 CD 2	
C 2 2 0 2 4 C 5 2 4 2 4 C 5 2 4 C 5	
6 8 7 7 30 8 17 30 8 17 30 8 19 30 8 19 30 8 19 30 8 19 30 8 10 10 8 10 10 8 10 10 8 10 10 8 10 10 8 10 10 8 10 8	
8A C5 8A C5 E7 30 CB 892 893 893 894 894	
8A C5 E7 30 CB CB 893 894 894 894 894 895	
E7 30 CB 891 CB 893 894 895 895 895	;get character
CB 891 895 895 895 895 895 895	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	return to whoever called
894 895 896	
مەرب	
- e	***************************************
	with inter-
9 · runts	id possible data transmission errors and to *
900 ; improve the speed of transmission. When the transfer is comp	ion. When the transfer is complete, inter-
	-

.987| 15:11 Pagel . 14-1 1.1 | M-24 . 10 CIO

BE 965 2000E 965 2000E 965 966 966 966 966 966 966 966	;*** output a ">" prompt to CRT ***	MOV CH'PROMPT : dat a ")"	PUTC PULLED	call VRTX		At Clear Bessage registers the		CX,CX ;clear CX (message word	(message	*** get a character from the CRT ***			INT VRTX ; call VRTX		Post chatacter in mailbox ***				; ^{4 A A} go to get next character ***	4 1	JMP GETC '	ENDP		"我,我们有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有有	up the charactar to be printed from the provide	the CRT. It makes the following call.		± SC_PEND (0009H)	<pre># time-out value (low-order word)</pre>	time-out value (high-order word)	S:BX = address of mailbox	-		(low-order word)	I		相信 神经 网络罗斯代 医皮肤 医耳氏 医马马尔氏 医马马尔氏 医马马尔氏 医马马尔氏 化丁丁二丁基	PROC NEAR				AX, SEG MBOX ; get mailbox	ES,AX : : Put segment		;*** pend to get character from mailbox ***			
20 000 10 10 10 10 10 10 10 10 10 10 10 1		Ĭ	ž	I		••		N.	5	••			II					4 4						K K I I I I I I I I I I I I I I I I I I	task	then outputs	; ENTRY:									************					NOM	MO	NOM					511
35 36 20 20 20 20 20 20 20 20 20 20 20 20 20	959	961	962	963	964	606 970	006			0/6			6/6 4/9	519	976	779	978	616	096	196	982	586 500	989	986	682	996	686	066	166	992 292		999	900	166	866	666	1000	1001	1002	1003	1004	5001	9001 1001	1 3 3 T	1009	1010	1101	1111
											000	2				000				1	<u>.</u>																				8 0000							

.

- -

ORIGINAL PAGE IS OF POOR QUALITY

t,

pdm/ 111: ---67 H-H 171 -286 **G**., rosi 53

Segments and groups:

Length =0049 Length =002E Length =0010 Length =000C Length =0030 Length =0016 Length =0041 'BSP_CO' 'DATA' 'CODE' ' DATA' ' VECTOR' Global DATA' combine class BSP CODE BSP CODE BSP CODE BSP CODE BSP CODE BSP_CODE CODE BSP_CODE CODE BSP_CODE BSP_CODE BSP CODE PUBLIC NONE NONE NONE NONE Attr MAIL CODE align Value 0018 00C9 0000 BYTE PARA PARA PARA PARA PARA 0036 0086 0001 0001 0001 0001 008F 0000 0034 0022 0064 0020 DWORD L NEAR L DWORD Number Number Number L NEAR F PROC Number Number Number Number Number Number F PROC Number Number Number Number Number 0117 0030 0048 0004 0200 0200 038 Type Size · · · · · · · · 4 4 z z CHAR RECD CHAR REANS CHECK XON CLOCK INT ENLLD ENLLD ENLLD ER NHU ER NHU ER TO MBOX MCR_ADDR MCR_CTRL MCR_CTRL MCR_CTRL PCC FIDDC FIC FIC FIC FIC FIC FIC FIC CDDR FIC CDDR HAIN BRSR_ADDR. . Brsr_ctrl. . Case_0 . . . Case_1 . . . Case_2 . . . CHANNELS . VEC_TBL. . Symbols:

•

ORIGINAL PAGE IS OF POOR QUALITY)oqui 111: 87 1 4-N 111 -286 **B**... rost 5

Ϊ.

.

٠

XON. NUMDer 0021

Warning Severe Errors Errors 0

ORIGINAL PAGE IS OF POOR QUALITY

-

FS MICROSET-a6 LINNER VI. 33.00 14-MAIL. 387 1 1. 25: J.

OUTPUT FILE: SUPPORT_V2.LNK

INVOKED BY: FSLINK SUPPORT_V2

Processing input file SUPPORT_V2 Processing input file SUPPORT_V2

NAME	KIND OF OBJECT	FIRST DEFINITION/USE
¥	MODULE	
TAB	PUBLIC	~
SUPPORT V2	FILE	
BSP CODE	CLASS 1	
	S EGMENT	*
TABL	PUBLIC	~
DATA	CLASS	
CODE	CLASS	
	SEGMENT	~
MAIN	PUBLIC	~
STACK SEG	SEGMENT	*
VEC TBL	SEGMENT	*
MAIL	SEGMENT	A
VECTOR	CLASS	
CFTBL	SEGMENT	~
TXRDY	PUBLIC	~
TCONFIG	SEGMENT	

•••

END OF MAP

<

PUBLIC

TBL

-

-

.

THE UNIVERSITY OF MICHIGAN

MEMORANDUM

September 18, 1990

MEMO TO: Advanced Langmuir Probe Project File (#021546)

FROM: B. P. Block

SUBJECT: Report on the Implementation of a High Frequency Switching Power Converter for the Advanced Langmuir Probe

Introduction

The static Langmuir probe technique, as it has been adapted for the measurement of the characteristics of ionospheric plasmas, employs a cylindrical collector that is immersed in the plasma and electrically stepped through a range of applied voltage relative to the spacecraft (and plasma). A resultant current is induced in the collector and subsequently measured by a sensitive electrometer, allowing plasma density and temperature to be deduced from the familiar volt-ampere curve. The electrometer and applied voltage generator circuitry may be configured in a variety of topologies depending upon the nature of the measurement and the requirements of the particular space vehicle. Most Langmuir probe instruments built at this laboratory have used a configuration in which the electrometer circuitry is biased (or floating) atop the the applied voltage (V_A) . This approach was no doubt originally adopted because it leads to a simplification in the VA generator circuitry, which can operate against spacecraft ground, and because it allows the cylindrical probe to be connected directly to the electrometer input. These instruments however have shared a problem associated with this topology: the adverse effects of switching power converter noise currents introduced into the V_A -probeplasma loop by the floating electrometer power supply. The focus of this part of the Advanced Langmuir Probe study conducted under NASA grant NAG5-419 has been to design, fabricate and test the electronics and software for reducing the effects of these noise currents to a level at which

they have no sensible effect on the measurement. This report describes the design of this system and discusses some of the results obtained.

The Effect of Induced Noise in the VA-Probe-Plasma Loop

A simplified view of the electrometer and voltage generator in their traditional configuration is shown in Figure 1. The floating electrometer requires supply voltages that are separate from those of the V_A generator and control logic; these floating potentials are generally derived from separate secondaries on the main DC-DC power converter. These supplies are not shown for the sake of simplicity, but the noise currents that they induce through primary-secondary capacitive coupling are shown as current source I_{PSN}.




Figure 1. Electrometer and VA Generator Concept

Even though considerable care is exercised in reducing stray capacitive coupling from the primary winding to the floating windings through use of Faraday shielding and other techniques, noise currents at the converter frequency (generally in the range of several tens of kiloHertz) and its harmonics are inevitably coupled, directly or indirectly, into the floating electrometer circuitry. These currents are illustrated as I_{n1} and I_{n2} . If the output impedance of the V_A generator could be made zero, or at least very small with respect to the plasma impedance, the switching noise currents In1 would be shunted through the generator without perturbing the applied potential. However, practical fed-back voltage generators, which are capable of developing precise applied potentials, will always have finite output impedances as indicated by $Z_0(f)$ in Figure 1. Noise currents (at the frequency of the switching power supply) in the microampere range are quite capable of inducing voltages in the range of many millivolts, causing substantial errors in the observed plasma current. A second current path exists through the distributed capacitance between the electrometer shield, which can be extensive, and the secondary ground. The impedance of this path, purely capacitive, is generally large with respect to that of the V_A generator in the new configuration, and the effects of this current can be neglected in the following discussion.

The effect of I_{n1} as shown is to introduce a momentary voltage offset, indistinguishable from a step change in V_A , into the V_A -probe-plasma loop. In earlier versions of the Langmuir probe instrument, the response time of the electrometer amplifier to an impulse of applied voltage was considerably slower than the duration of the current transient produced by the above-discussed mechanism. Consequently, no adverse effect on the operation of the electrometer was observed. But the response time of the high-speed electrometer implemented under this Grant (and discussed in a previous report)¹ is significantly faster than earlier versions and is well within the range of transient pulse widths. These effects are most egregious in the electron retardation region, precisely that part of the voltampere curve where accurate temperature measurements must be made. That the effect is most prominent in this region is obvious from the fact that the conductance of the plasma ($\partial I_{plasma}/\partial V_A$) is largest in this area.

¹ B. P. Block, "Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier", internal memorandum 86-002, Space Physics Research Laboratory, University of Michigan, Ann Arbor, February 13, 1986.

Indeed, a recovery period of about 800 microseconds is required after each transient, which can be seen from measured data.² This recovery time coupled with recovery due to overload and saturation of the electrometer amplifier encountered during step changes in V_A lead to slow and imprecise measurements of the plasma characteristics.

A High-Frequency Floating Power Converter

One solution to this dilemma, and the approach taken in this study, implements a high-frequency power converter whose fundamental frequency is several times that of the bandwidth of the current amplifier. A schematic diagram of the converter is shown in Figure 2. This converter could be implemented in a number of technologies, such as simple pulse width modulation or resonant mode conversion; however, a current-mode design was chosen for the sake of lightness and simplicity. The converter operates at approximately 450 kHz, which is a factor of two higher than the measured 3-dB bandwidth of the fastest (and least sensitive) electrometer current range. The converter derives primary power from +28 volts, but could operate from supplies as low as 10 volts. The controller microchip, U1, is designed for high-frequency current-mode operation and drives Q1, a power MOSFET, directly. The transformer, T1, is wound on an RM6-style ferrite pot core, Siemens B65807-C-R47. High-frequency signal diodes are used for secondary rectification. Voltage regulation is obtained by a tightlycoupled secondary whose voltage is rectified and fed-back to the error amplifier in U1. The design is straightforward, presenting little difficulty in the way of test and operation. No attempt was made to electrostatically isolate the secondary from the primary windings.

Observed Results

A conceptual view of the floating electrometer and V_A generator (to be discussed in a separate memorandum) are shown in Figure 3. Earlier tests of this system were conducted with the floating electrometer operated from a commercial DC-DC converter (at 60 kHz). The results were

² Ibid., Figure 6a, p. 14.

dramatic. A careful examination of the electrometer preamplifier output (at maximum sensitivity), operated in the electron retardation region of a dummy plasma and observed on a differential oscilloscope to remove V_A , revealed no trace of the floating converter fundamental or its harmonics. It was decided to measure the output of the preamplifier to a precision greater than that afforded by the internal A/D converter, which possesses a resolution of +/- 1 part in 4096. For this purpose, a Hewlett-Packard 3458A digital multimeter with a resolution of 6.5 decimal digits was chosen. A variety of high value resistors in the several hundred megohm range were chosen to provide large plasma impedances. These resistors were placed in a specially designed, shielded box to prevent extraneous noise pickup. The imposed voltage was delivered by the V_A generator.

Finally, software was written for the Advanced Langmuir Probe Dedicated Processor and bench check computer³. This software allows the user to sweep the V_A generator over its entire range while selecting the size of each voltage step. The software queries the digital multimeter for the value of the electrometer output voltage and records the two values, voltage step and output current. This has been done over the four preamplifier ranges and with a variety of step sizes. The data were plotted in graphical form and are presented in the Appendix.

Before characterizing the response of the electrometer preamplifier, a series of linearity checks were run on the V_A generator. These data are summarized in Figures A1 and A2. No departure from 16-bit differential linearity was observed.

The conditions under which switching converter noise might identify itself are evidenced in Figure A3 and A4. Here the simulated plasma impedance is large (1000 Megohms). Earlier curves taken under these conditions with the commercial low-frequency power converter were showed large departures from the linear on both the full and reduced ranges. As one can see, no noise is discernable in any part of the voltage

³ B. P. Block, "Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe", internal memorandum 87-008, Space Physics Research Laboratory, University of Michigan, Ann Arbor, June 4, 1987.

sweep. Likewise, the remaining ranges at lower sensitivities yield no noticeable scatter.


Conclusion


Thus it is demonstrated that the effect of switching noise in the floating power converter can be reduced to a level in which it plays no part in the measurement. In fact, we have returned to the case of the earlier Langmuir probe instruments, in which the electrometer response time was slower than the perturbing impulse. A note of caution should be sounded, because in all cases the plasma itself is subjected to an impure applied voltage, even if the instrument itself is unable to respond to the effects of such a perturbation. The plasma, possessing a non-linear volt-ampere characteristic, is of course not immune to such high frequency waveforms, and as such introduces some uncertainty, however small, into the measurement. -

•

-

Additional Figures





8

-

15K R9

5

Ð

C3



uvarusee R₁₁.Cg D.4




Figure 3. Concept Drawing, Electrometer and VA Generator

-


Memo to ALP Project File (#021546), September 18, 1990

page 10

- ·


-.

<u>Appendix</u>




VA Generator Transfer Function

Figure A1. VA Transfer Function, Full Range



VA Generator Transfer Function






Figure A3. Preamp Range 0, Full Range (R=1000M)

-




Figure A4. Preamp Range 0, Reduced Range (R=1000M)

_




Figure A5. Preamp Range 4, Full Range (R=70M)




Figure A6. Preamp Range 4, Reduced Range (R=70M)




Figure A7. Preamp Range 6, Full Range (R=4.132M)

• • ±1 •

.




Figure A8. Preamp Range 6, Reduced Range (R=4.132M)

_




Figure A9. Preamp Range 7, Full Range (R=450.4K)