High Efficiency Reconfigurable Class-F Power Amplifier at 2.4 GHz in CMOS-MEMS Technology

Mitra Gilasgar\textsuperscript{1}, Antoni Barlabé\textsuperscript{1}, Lluís Pradell\textsuperscript{1}, Maher Bakri-Kassem\textsuperscript{2}, Raafat Mansour\textsuperscript{3}

\textsuperscript{1}Technical University of Catalonia, TSC Dep., Campus Nord UPC, 08034 Barcelona, Spain
e-mail: mitra.gilasgar@tsc.upc.edu

\textsuperscript{2}American University of Sharjah, Electrical Engineering Dep., Sharjah, United Arab Emirates

\textsuperscript{3}University of Waterloo, Electrical and Computer Engineering Dep., Waterloo, Ontario, Canada

Abstract — A novel reconfigurable CMOS class-F power amplifier is proposed in this paper which can adapt to load variations resulted from the hand effect on a mobile phone. Reconfigurability is achieved by using MEMS switches that are integrated monolithically in the CMOS technology along the rest of the circuit, reducing the cost and size. This structure integrates MEMS varactor inside CMOS technology that are built through a mask-less post-processing technique. Designed for 2.4GHz, for a load impedance of 50Ω, simulations results show that the power amplifier achieves a power added efficiency of 32.8% and a power gain of 12.9 dB, while delivering peak output power of 18.2 dBm. Simulation results for different load variations have been performed showing a great improvement in efficiency and output power by using the proposed structure. The total size of the fabricated chip is 1.6 mm x 1.6 mm.

I. INTRODUCTION

Power Amplifiers (PAs) are critical blocks of transceivers due to their high power consumption. It is necessary to design high efficiency PAs [1] in order to increase the battery life time of the device. In addition to high efficiency, small size and low cost are also demanded. Traditionally, PAs have been implemented in technologies such as GaAs and InP HEMT. With the growth of complexity in RF frontends there is a great need to integrate the PAs with other devices. CMOS technology offers low cost and high integration level, and most handset components are built using CMOS technology. However PA is still considered the most difficult block to implement in CMOS due to the low breakdown voltage, the conductive substrate, and the high sheet-resistance of the poly silicon that limit the output power and efficiency of the PA. Switching power amplifiers [1] have a minimum overlap between drain voltage and current waveforms, resulting in low power consumption and high efficiency. Class-E PA has a simple load network consisting of one resonator while class-F uses multiple resonators in its output matching network (OMN) to obtain a drain half-sine current and a square voltage waveform, increasing the complexity of the design. However Class-E suffers from voltage stress on the device output. The voltage swing on the drain for a class-E PA can reach up to 3.6 $V_{DD}$ while only 2 $V_{DD}$ is possible for a class-F PA. Therefore, for the implementation of high efficiency PAs on low breakdown technologies such as CMOS, a class-F PA is more suitable. There are very few class-F PAs reported in CMOS technologies [2]-[3]. The control of load impedances for a limited amount of harmonics allows class-F PA to obtain high efficiency at high frequencies. In theory class-F can achieve 100% efficiency [4] but this figure is lowered in practice due to the limited number of harmonics that can be tuned through the OMN. A comprehensive study of class-F PA was developed in [5]-[6].

In addition to high efficiency, it is desired that the PA could adapt to different conditions in wireless applications, such as the impedance change of the antenna when a user holds a mobile phone. The strong interaction between head, hand and antenna causes a change in antenna impedance which leads to a reduced performance [7]-[8]. Impedance tuners can be used to overcome this problem. Tunable matching networks (MN) have been demonstrated based on single-stub, double-stub, triple-stub, quad-stub or load line techniques [9] using varactors [10]-[11]. RF MEMS varactors are particularly attractive for the tuner integration because they have low insertion loss compared to MOS varactors and better linearity. Integrated RF MEMS tunable MNs are presented for adaptive amplifiers in CMOS technology [12]-[14] and GaAs technology [15].

In this work, the effect of load variation is compensated by reconfiguring the CMOS class-F PA output load matching using an impedance tuner. This tuner integrates two RF-MEMS variable capacitors in CMOS and can adapt to different load impedance values. The proposed class-F PA topology is explained in section II. The structure of the MEMS varactor is shown in section III. Load-pull and source-pull analysis are explained in section IV following with the simulation results in section V and the conclusions in section VI.

II. PROPOSED TOPOLOGY

In class-F PAs, the load impedance seen by the power transistor should be a short circuit (sc) at even harmonics, an open circuit (oc) at odd harmonics and the optimized value at fundamental frequency:

$$Z_1 = R_{\text{optimal}}, \quad Z_{2n} = 0, \quad Z_{2n+1} = \infty$$

(1)
The schematic diagram of the proposed integrated PA is shown in Fig. 1. It is designed using the TSMC 0.18 μm CMOS technology at 2.4 GHz. The input matching network (IMN) consists of a capacitor (Ci) and an inductor (Li) to match the power device to 50 Ω input impedance for a high power transfer. In the OMN, fundamental matching and harmonic termination is done using lumped capacitors and inductors, tank L3C3 provide the open circuit for 3rd harmonic and C2 provide the 2nd harmonic short circuit. Cd is used for DC block as well as for matching at fundamental frequency. Impedance reconfiguration is achieved by two MEMS varactors. The design process of these capacitors is explained in section III. A cascode structure ensures that the circuit works under stable conditions and reduces the voltage stress on the CMOS transistor. High-Q inductors are required in the output of a PA to match to 50 Ω and their implementation is very difficult in CMOS. The implementation of the inductors in the IMN and OMN is explained in section III.

III. MEMS ANALOGUE CONTINUOUS VARACTORS

The utilized RF MEMS devices are designed using the CMOS Back-End-Of-Line (BEOL) metallization. The cross section of the metallization layers is illustrated in Fig. 2 (a) and the proposed MEMS varactor is illustrated in Fig. 2(c). This structure integrates the MEMS capacitor inside CMOS technology and uses a mask-less post-processing technique. In order to meet the design rules of the CMOS 0.18 μm technology, special attention is paid to the metal layers for plates of capacitor, mask and sacrificial layer. As it is demonstrated in Fig. 2(b), Metal 5 is used as the top layer of the MEMS capacitor and metal 3 is used as the bottom layer of the capacitor. Metal 6 is used as the mask and metal 4 is used as the sacrificial layer. Metal 6 extends 2 μm over metal 5 and metal 3 to protect the capacitor’s plates from being etched away.

A special post processing technique that can be applied to CMOS technology is released to use the MEMS capacitors [12]-[14]. The post-processing steps are: 1) 1st dry etching; 2) wet etching; and 3) 2nd dry etching. A trench of 100 μm is created in the silicon substrate to improve the quality factor of the capacitor and enhance the RF performance.

Fig. 1. Reconfigurable class-F PA designed in CMOS-MEMS technology.

Fig. 2 (a) The cross-sectional view of the CMOS 0.18 μm technology from TSMC, (b) Cross-section of MEMS-CMOS post-processing technique in TSMC 0.18 μm CMOS process and (c) Proposed analog MEMS continuous capacitor.
Two different sizes of the MEMS analogue continuous capacitor [12] are designed to achieve targeted values of 0.9-1.8 pF for CMEMS1 and 0.9-1.5 pF for CMEMS2. The quality factor at 2.4 GHz exceeds 100 [12]. On chip inductors in the IMN and OMN are implemented using a stacked structure from Metal 1 to Metal 4 to increase the Q factor. Using the post processing technique, a trench will be created beneath to further increase the Q and decrease the losses from the substrate. Electromagnetic simulation results show that a Q of 7.3 for L3, 10 for LD, 7.8 for LI, and 10.7 for Lo are achieved.

IV. LOAD-PULL ANALYSIS

In practice, due to nonlinearities and parasitics of the active device, ideal short and open circuits at harmonic frequencies do not necessarily lead to the best results. Therefore, to achieve the best performance, an accurate load matching for the output of transistor at fundamental and harmonic frequencies is required. Calculated from Load-Pull analysis, Z\textsubscript{L1}, Z\textsubscript{L2} and Z\textsubscript{L3} are load impedances that result in an optimum performance at fundamental, second and third harmonics respectively. The calculated values are given in Table 1 and the OMN shown in Fig 1 is designed to give these optimum impedances at the desired frequencies.

V. SIMULATION RESULTS

To evaluate the performance of the proposed PA design, simulations are performed using Keysight ADS and Cadence Spectre RF. The simulated drain voltage and current waveform of the PA are shown in Fig. 3. The power spectrum for the case of 50 Ω load impedance is shown in Fig. 4. The proposed PA achieved a 2\textsuperscript{nd} and 3\textsuperscript{rd} harmonic rejection of 26.9 dBc and 44.8 dBc respectively.

The simulated results of power-added efficiency (PAE) and efficiency versus input power are shown in Fig. 5. Output power and gain simulation results vs. input power are shown in Fig. 6. For an output load impedance of 50Ω and an input power of 7 dBm, a peak PAE of 32.8%, a drain efficiency of 34.6% and a gain of 12.9 dB are obtained while delivering an output power of 18.2 dBm.

Values of CMEMS1 and CMEMS2 are 1.7pF and 1pF for this case. To test the effect of load variation, other impedance values are considered for the load and the MEMS capacitors are tuned accordingly. Then the results are compared to a case where there has not been any tuning (meaning that the CMEMS1 and CMEMS2 remain the same values of 1.7 pF and 1 pF respectively). The results are shown in Table 2. In all of the cases a higher PAE and a higher output power are achieved by tuning the circuit. Fig. 7 shows a picture of the manufactured PA chip before the post-processing. The fabricated chip is under the post-processing and will be measured soon.

<table>
<thead>
<tr>
<th>Load Impedance (Ω)</th>
<th>Z\textsubscript{L1} (@ 2400 MHz)</th>
<th>Z\textsubscript{L2} (@ 4800 MHz)</th>
<th>Z\textsubscript{L3} (@ 7200 MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>50Ω</td>
<td>14.138 + j·20.194</td>
<td>-j·65.268</td>
<td>-j·6.367</td>
</tr>
</tbody>
</table>

Table 1. Load Impedances for fundamental, second and third harmonic from load-pull analysis.

<table>
<thead>
<tr>
<th>Load impedance (Ω)</th>
<th>PAE (%)</th>
<th>Pout (dBm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>50Ω</td>
<td>32.8</td>
<td>18.2</td>
</tr>
<tr>
<td>75Ω</td>
<td>29.8</td>
<td>17.5</td>
</tr>
<tr>
<td>100Ω</td>
<td>27</td>
<td>17.7</td>
</tr>
<tr>
<td>200Ω</td>
<td>27.1</td>
<td>17.6</td>
</tr>
<tr>
<td>300Ω</td>
<td>21</td>
<td>16</td>
</tr>
</tbody>
</table>

Table 2. Simulation results of the load variation effect. The corresponding PAE and output power are shown for both cases of tuned and not-tuned circuit.

Fig. 3 Drain voltage (solid) and current waveforms (dash) of the proposed class-F PA.

Fig. 4 Output power spectrum for 50 Ω load impedance. It shows a 2\textsuperscript{nd} and 3\textsuperscript{rd} harmonic rejection of 26.9 dBc and 44.8 dBc respectively.

Fig. 5 Simulation results for drain efficiency % (dash) and PAE % (solid) versus input power.
reconfigurable circuit. The total size of the die is 1.6 mm x 1.6 mm. Higher output power is achieved by the impedance values and in all of the cases a higher PAE and output power are studied by simulating different load variations caused by hand and body effect on the antenna.

The effect of load variations on PAE and power gain (Solid) versus input power. 

![Fig. 6 Simulation results for delivered output power (dash) and power gain (Solid) versus input power.](image)

**VI. Conclusion**

In this work, a novel reconfigurable CMOS class-F power amplifier is proposed which can adapt to load variation caused by hand and body effect on the antenna. The load variation effect is compensated by using an impedance tuner in the load matching network. This tuner integrates two RF-MEMS variable capacitors in CMOS. The MEMS structure is integrated inside a CMOS technology and uses a mask-less post-processing technique. The power amplifier achieves a simulated drain efficiency of 34.6% and power gain of 12.9 dB, while delivering peak output power of 18.2 dBm for load impedance of 50Ω. The effect of load variations on PAE and output power are studied by simulating different load impedance values and in all of the cases a higher PAE and higher output power is achieved by the reconfigurable circuit. The total size of the die is 1.6 mm x 1.6 mm.

**ACKNOWLEDGEMENT**

This work was supported by the Spanish Government Project TEC2013-48102-C2-1-P and grant BES-2011-051305. The authors wish to thank the HIPICS research group of UPC, for their support to access the 0.18 μm CMOS technology and Cadence Software.

**REFERENCES**


