



<b>Title</b>	<b>A Study on the Electrical Characteristics of InGaZnO Thin-Film Transistor with HfLaO Gate Dielectric Annealed in Different Gases</b>
<b>Author(s)</b>	<b>Qian, LX; Lai, PT</b>
<b>Citation</b>	<b>Microelectronics Reliability, 2014, v. 54 n. 11, p. 2396-2400</b>
<b>Issued Date</b>	<b>2014</b>
<b>URL</b>	<b><a href="http://hdl.handle.net/10722/219121">http://hdl.handle.net/10722/219121</a></b>
<b>Rights</b>	<b>Creative Commons: Attribution 3.0 Hong Kong License</b>

# A Study on the Electrical Characteristics of InGaZnO Thin-Film Transistor with HfLaO Gate Dielectric Annealed in Different Gases

L. X. Qian, P. T. Lai\*

Department of Electrical and Electronic Engineering, the University of Hong Kong, Hong Kong

\* Corresponding author E-mail address: laip@eee.hku.hk.

## Abstract

The effects of dielectric-annealing gas ( $O_2$ ,  $N_2$  and  $NH_3$ ) on the electrical characteristics of amorphous InGaZnO thin-film transistor with HfLaO gate dielectric are studied in-depth, and improvements in device performance by the dielectric annealing are observed for each gas. Among the samples, the  $N_2$ -annealed sample has a high saturation carrier mobility of  $35.1 \text{ cm}^2/\text{V}\cdot\text{s}$ , the lowest subthreshold swing of  $0.206 \text{ V}/\text{dec}$  and a negligible hysteresis. On the contrary, the  $O_2$ -annealed sample shows poorer performance (e.g. saturation carrier mobility of  $15.7 \text{ cm}^2/\text{V}\cdot\text{s}$ , larger threshold voltage, larger subthreshold swing of  $0.231 \text{ V}/\text{dec}$  and larger hysteresis), which is due to the decrease of electron concentration in InGaZnO associated with the filling of oxygen vacancies by oxygen atoms. Furthermore, the  $NH_3$ -annealed sample displays the lowest threshold voltage ( $1.95 \text{ V}$ ), which is attributed to the increased gate-oxide capacitance and introduced positive oxide charges. This sample also reveals a change in the dominant trap type due to the over-reduction of acceptor-like border and interface traps, as demonstrated by a hysteresis phenomenon in the opposite direction. Lastly, the low-frequency noise of the samples has also been studied to support the analysis based on their electrical characteristics.

## Keywords

Amorphous InGaZnO (a-IGZO), thin-film transistor (TFT), HfLaO, high-k, annealing gas.

## 1. Introduction

Amorphous InGaZnO (a-IGZO) thin-film transistors (TFTs) have been widely investigated for the application in the field of display technology due to their excellent electrical and physical characteristics, such as higher saturation carrier mobility ( $\mu_{\text{sat}}$ , normally higher than  $10 \text{ cm}^2/\text{V}\cdot\text{s}$ ) than amorphous silicon TFTs, superior uniformity of device performance compared with polycrystalline silicon TFTs, and better transparency to visible light than silicon-based devices [1], [2]. In addition, processing temperature below  $400 \text{ }^\circ\text{C}$  is another advantage of a-IGZO TFTs [1].

However, it is still necessary to reduce the operating voltage of a-IGZO TFTs in order to meet the requirement of low energy consumption in novel portable devices. Accordingly, researchers tried to adopt various high-k materials as the gate dielectric in a-IGZO TFTs so that both high on-current and low threshold voltage ( $V_{\text{TH}}$ ) can be guaranteed [3-5]. Nevertheless, the device performance of a-IGZO TFTs is also greatly affected by the film quality of the gate dielectric. As far as the film quality of high-k material is concerned, annealing at high temperature is one of the most effective methods for improving it [6]. However, little has been studied about the effects of annealing the high-k gate dielectric on the performance of a-IGZO TFTs.

In this work, the influence of post-deposition annealing (PDA) gas for the high-k gate dielectric on the electrical characteristics of a-IGZO TFTs is studied. Accordingly, three different annealing gases (oxygen, nitrogen and ammonia) have been adopted. In addition, a control sample without any annealing treatment on high-k gate dielectric is fabricated for comparison. In all the samples, HfLaO is selected as the gate dielectric due to its superior properties, including high dielectric constant, good thermal stability, low trap density and less Fermi-level pinning [7].

## 2. Experimental details

Fig. 1 shows the schematic diagram of a bottom-gate a-IGZO TFT with HfLaO gate dielectric. In this structure, P-type (100) silicon with a resistivity of  $0.01 \sim 0.02 \Omega \cdot \text{cm}$  acts as both the substrate and gate electrode. Firstly, the conventional RCA (Radio Corporation of America) method was used to remove organic and ionic contaminants on the substrate. Secondly, deposition of a 40-nm HfLaO film was finished by means of a sputtering system with a radio-frequency (RF) power of 40 W and a metal target of HfLa (with 40% lanthanum). Moreover, the sputtering process was done in a mixed ambient of Ar plus  $\text{O}_2$  (Ar :  $\text{O}_2 = 24 \text{ sccm} : 6 \text{ sccm}$ ). Then, three samples were transferred into a furnace at  $400 \text{ }^\circ\text{C}$  to receive an annealing treatment in an ambient of  $\text{O}_2$ ,  $\text{N}_2$  and  $\text{NH}_3$ , respectively for 10 min with a gas flow rate of 500 ml/min. Subsequently, the annealed samples together with a control sample (without annealing) received the deposition of a 60-nm IGZO active layer through RF sputtering from a ceramic target ( $\text{Ga}_2\text{O}_3 : \text{In}_2\text{O}_3 : \text{ZnO} = 1 : 1 : 1$ ) in an Ar/ $\text{O}_2$  mixed ambient. Then, a lift-off process was utilized to form the source/drain electrodes, which were composed of 20-nm Ti and 80-nm Au deposited by means of electron-beam evaporation. Finally, all the samples were annealed in a forming-gas ( $\text{N}_2 : \text{H}_2 = 95 : 5$ ) ambient at  $350 \text{ }^\circ\text{C}$  for 20 min so that the contact resistance of the source/drain electrodes can be reduced. In addition, metal-oxide-semiconductor capacitors were prepared to monitor the gate-oxide capacitance per unit area ( $C_{\text{ox}}$ ). For each TFT device, the channel width (W) was  $100 \mu\text{m}$ , and the channel length (L) was  $20 \mu\text{m}$ . In addition, all the processing steps, except the annealings, were conducted at room temperature.

The current-voltage (I-V) of the TFTs and the 1-MHz capacitance-voltage (C-V) characteristics of the capacitors were measured by a HP 4145B semiconductor parameter analyzer and a HP4284A precision LCR meter, respectively. Furthermore, the low-frequency noise (LFN) of the TFTs was monitored by a Berkeley Technology Associates FET Noise

Analyzer Model 9603 combined with a HP 35665A Dynamic Signal Analyzer. Besides, the physical thicknesses of HfLaO and IGZO were measured by a multi-wavelength ellipsometer. All the measurements were conducted within a light-tight, electrically-shielded and room-temperature environment.

### 3. Result and discussions


Fig. 2 shows the transfer characteristics of the a-IGZO TFTs with different annealing gases (w/o annealing, O<sub>2</sub>, N<sub>2</sub> and NH<sub>3</sub>) for the HfLaO gate dielectric at a drain-to-source voltage ( $V_{DS}$ ) of 5 V. Moreover, Fig. 2 (a) and Fig. 2 (b) refer to drain current ( $I_D$ ) versus gate-to-source voltage ( $V_{GS}$ ) and  $I_D^{1/2}$  versus  $V_{GS}$ , respectively. Various electrical parameters of the devices, including  $\mu_{sat}$ ,  $V_{TH}$ , subthreshold swing (SS) and on-off current ratio ( $I_{on}/I_{off}$ ), are extracted from Fig. 2 and listed in Table I. Among them,  $\mu_{sat}$  and  $V_{TH}$  are calculated from a linear fitting to the plot of  $I_D^{1/2}$  versus  $V_{GS}$ , which is based on the I-V equation for a field-effect transistor operating in the saturation region:

$$I_D = (\mu_{sat} C_{ox} W/2L)(V_{GS} - V_{TH})^2 \quad (1)$$

Compared with the control sample, each annealed sample possesses a steeper slope of  $I_D^{1/2}$  versus  $V_{GS}$  in Fig. 2 (b), and accordingly a higher  $\mu_{sat}$ . Also,  $V_{TH}$  is reduced by annealing the HfLaO gate dielectric in any of the three gases. Due to the improvements in  $\mu_{sat}$  and  $V_{TH}$ , a higher on-current is observed in Fig 2 (a) for the three annealed samples, and correspondingly a larger  $I_{on}/I_{off}$  is achieved as well. Considering the fact that three different annealing gases have been adopted, it can be concluded that the improvement in electrical characteristics is partly attributed to the thermal effect of the annealing, which can induce the densification and/or surface modification of the HfLaO film. In addition, the subthreshold region shown in Fig. 2 (a) becomes steeper for the O<sub>2</sub>- and N<sub>2</sub>-annealed samples, and thus a smaller SS is obtained. This shows an effective suppression of trapping of channel electrons

due to the reduction of both the acceptor-like border traps (also called near-interface oxide traps) in HfLaO and the acceptor-like traps at the a-IGZO/HfLaO interface, further revealing the improvement in the film quality of HfLaO by the annealing.

However, among the annealed samples, the improvement in electrical characteristics is different. Firstly, it is observed that the O<sub>2</sub>-annealed sample presents the lowest  $\mu_{\text{sat}}$  (15.7 cm<sup>2</sup>/V·s), the highest V<sub>TH</sub> (3.51 V) and the lowest I<sub>on</sub>/I<sub>off</sub> (2.5×10<sup>6</sup>). It is believed that this lower device performance is ascribed to the incorporation of oxygen atoms into the HfLaO dielectric during the annealing in O<sub>2</sub>. With more oxygen atoms, some oxygen vacancies ( $\ddot{V}_O$ ) in HfLaO are filled. Moreover, oxygen atoms can diffuse through HfLaO into a-IGZO during the forming-gas annealing, thus filling up the oxygen vacancies in a-IGZO as well. It is well known that an oxygen vacancy tends to generate two free electrons as described by the defect equation of a-IGZO:



Accordingly, the filling of oxygen vacancies can decrease the electron concentration in a-IGZO, resulting in the degradation of electrical characteristics of TFTs [8]. Hence, although the improvement in device performance can be observed in the O<sub>2</sub>-annealed sample as a result of the thermal effect during the dielectric annealing, the improvement is the smallest among the annealed samples. On the contrary, the inert N<sub>2</sub> ambient can effectively prevent the incorporation of oxygen during the annealing, thus avoiding the decrease of electron concentration in a-IGZO induced by the filling of oxygen vacancies. Therefore, the N<sub>2</sub>-annealed sample has a higher electron concentration in a-IGZO than the O<sub>2</sub>-annealed one. It is well known that for an n-type field-effect transistor, V<sub>TH</sub> can be reduced by the increase of electron concentration in its semiconducting channel region. Also, an increase of electron concentration in a-IGZO is accompanied by a shift of the zero-gate-bias Femi level towards

the conduction band, resulting in the filling of a larger fraction of the acceptor-like a-IGZO/HfLaO interface traps and/or the acceptor-like traps in a-IGZO. Moreover, it is believed that a greater amount of acceptor-like border traps in HfLaO can also be filled by the increase of electron concentration in a-IGZO. As a result, the scattering of channel electrons by the traps can be further reduced, and correspondingly the carrier mobility can be increased [9]. Accordingly, the N<sub>2</sub>-annealed sample possesses a higher  $\mu_{\text{sat}}$  (35.1 cm<sup>2</sup>/V·s) and a smaller V<sub>TH</sub> (3.29 V) than the O<sub>2</sub>-annealing one, thus a larger I<sub>on</sub>/I<sub>off</sub> (5.1×10<sup>6</sup>). Moreover, the increased filling of both border and interface traps in the N<sub>2</sub>-annealed sample can also be revealed by its lower trap density N<sub>t</sub> at/near a-IGZO/gate-dielectric interface than that of the O<sub>2</sub>-annealed one, with N<sub>t</sub> calculated from SS [10], [11]:

$$N_t = \left[ \frac{SS \log(e)}{K_B T/q} - 1 \right] \frac{C_{\text{ox}}}{q} \quad (3)$$

where  $k_B$  is the Boltzmann constant,  $q$  the electron charge, and  $T$  the temperature. Accordingly, N<sub>t</sub> is 7.0×10<sup>12</sup> cm<sup>-2</sup>, 4.8×10<sup>12</sup> cm<sup>-2</sup> and 3.7×10<sup>12</sup> cm<sup>-2</sup> for the control, O<sub>2</sub>- and N<sub>2</sub>-annealed samples, respectively. Hence, the reduction of border and interface traps after dielectric annealing can be further demonstrated, and is more effective in the N<sub>2</sub>-annealed sample than the O<sub>2</sub>-annealed one. The C<sub>ox</sub> of the O<sub>2</sub>-annealed sample (0.264 μF/cm<sup>2</sup>) is larger than that of the N<sub>2</sub>-annealed one (0.241 μF/cm<sup>2</sup>), which is due to the improved stoichiometry of the HfLaO gate dielectric after annealing in O<sub>2</sub>. However, both values are smaller than that of the control sample, which is attributed to the formation of a SiO interlayer between HfLaO and the substrate during the annealing step. Accordingly, the effective oxide thickness (EOT) of the HfLaO dielectric is 13.0 nm, 13.1 nm and 14.3 nm for the control, O<sub>2</sub>- and N<sub>2</sub>-annealed sample, respectively.

As for the NH<sub>3</sub>-annealed sample, the most noticeable property is the largest negative shift of  $V_{TH}$  among the annealed samples as shown in Fig. 2, and thus the smallest  $V_{TH}$  (1.95 V) is obtained. There are two factors which could contribute to such a large shift. On one hand, the nitrogen incorporation induced by the annealing in NH<sub>3</sub> can suppress the oxidation at the high-k material/substrate interface [12], and thus the growth of a low-k SiO interlayer between HfLaO and the silicon substrate, as supported by the highest  $C_{ox}$  (0.275  $\mu\text{F}/\text{cm}^2$ ) and the smallest EOT (12.6 nm) of the NH<sub>3</sub>-annealed sample among the samples. As a result of the  $C_{ox}$  increase, the  $V_{TH}$  of the NH<sub>3</sub>-annealed sample is reduced. Moreover, it is reported that positive charges can be introduced into oxide material by the active hydrogen dissociated from NH<sub>3</sub> [13], resulting in a further reduction of  $V_{TH}$ . In addition, it is found that the  $\mu_{sat}$  of the NH<sub>3</sub>-annealed sample (19.3  $\text{cm}^2/\text{V}\cdot\text{s}$ ) is much lower than that of the N<sub>2</sub>-annealed one, which should be due to the carrier scattering induced by the generated positive oxide charges. However, the highest  $I_{on}/I_{off}$  ( $6.0 \times 10^6$ ) among the samples can still be achieved by the NH<sub>3</sub>-annealed sample due to the substantial reduction of  $V_{TH}$ .

As shown in Fig. 3, the hysteresis properties of the samples are also investigated based on the transfer characteristics under forward and reverse  $V_{GS}$  sweepings successively.  $\Delta V_H$ , defined as the  $V_{TH}$  shift in the hysteresis loop, is extracted from Fig. 3 and listed in Table I. In Fig. 3 (a), the control sample exhibits an obvious clockwise hysteresis ( $\Delta V_H = 1.78$  V), which is attributed to the existence of a large amount of acceptor-like border and interface traps [14]. As shown in Fig. 3 (b) and Fig. 3 (c), the  $\Delta V_H$  values of the O<sub>2</sub>- and N<sub>2</sub>-annealed samples are obviously reduced. Hence, it shows that dielectric annealing in O<sub>2</sub> or N<sub>2</sub> can effectively reduce the acceptor-like border and interface traps, which is consistent with the earlier discussion based on the subthreshold slope. Moreover, compared to the O<sub>2</sub>-annealed sample ( $\Delta V_H = 0.37$  V), the N<sub>2</sub>-annealed sample exhibits a negligible  $\Delta V_H$  (-0.03 V), which reveals that the hysteresis could be almost completely eliminated by annealing the HfLaO gate



dielectric in N<sub>2</sub>. Furthermore, the negative  $\Delta V_H$  value of the N<sub>2</sub>-annealed sample demonstrates that the dielectric annealing in N<sub>2</sub> can only reduce the acceptor-like, not donor-like, border and interface traps, and that the donor-like traps start to seize the dominant role as a result. As shown in Fig. 3(d), the NH<sub>3</sub>-annealed sample ( $\Delta V_H = -0.82$  V) presents a hysteresis phenomenon in the opposite (counter-clockwise) direction, which clearly reveals a larger reduction of the acceptor-like traps and thus the dominant role of the donor-like ones. It is reported that nitrogen incorporation can create stronger bonds in oxide film by replacing the original weak oxygen-related bonds which can generate acceptor-like border and interface traps after being broken [15], [16]. This effect well explains the larger reduction of the acceptor-like border and interface traps observed in the NH<sub>3</sub>-annealed sample than the N<sub>2</sub>-annealed one. However, the NH<sub>3</sub>-annealed sample shows a larger SS (0.315 V/dec) and higher  $N_t$  ( $7.4 \times 10^{12}$  cm<sup>-2</sup>) than the N<sub>2</sub>-annealed sample, which could be attributed to the fact that the former has more donor-like border and interface traps.

As for the N<sub>2</sub>- and NH<sub>3</sub>-annealed samples, their unfilled donor-like border and interface traps can detrapp electrons and/or trap holes under a negative gate bias at the beginning of forward  $V_{GS}$  sweeping. Consequently, the turn-off effect of TFT is weakened, and correspondingly a larger off-current at  $V_{GS} = -5$  V shows up, as compared to the control and O<sub>2</sub>-annealed samples. Moreover, this phenomenon is more obvious for the NH<sub>3</sub>-annealed sample due to the existence of more donor-like border and interface traps induced by the NH<sub>3</sub> annealing. When the magnitude of the negative gate bias decreases for further forward  $V_{GS}$  sweeping, the unfilled donor-like border and interface traps in the N<sub>2</sub>- and NH<sub>3</sub>-annealed samples are reduced. So, the influence of donor-like traps on the turn-off effect becomes insignificant. Nevertheless, for the control and O<sub>2</sub>-annealed samples, their dominant traps are acceptor-like, and thus there is no electron detrapping and/or hole trapping at the beginning

of forward  $V_{GS}$  sweeping. Therefore, the turn-off effect is not affected, as revealed by their smaller off-currents at  $V_{GS} = -5$  V.

LFN measurement is conducted to compare the performance of the samples. As shown in Fig. 4, the normalized noise power spectral density ( $S_{ID}/I_D^2$ ) is measured at a fixed gate overdrive voltage ( $V_{GS} - V_{TH}$ ) of 3.0 V in the linear region ( $V_{DS} = 1.0$  V) for each sample. Based on the measurement results, the Hooge's parameter ( $\alpha_H$ ), which reflects the level of LFN, is extracted according to the following equation:

$$S_{ID}/I_D^2 = \frac{\alpha_H q}{f W L C_{ox} |V_{GS} - V_{TH}|} \quad (4)$$

where  $f$  is the frequency,  $q$  the elementary electron charge [17], and is listed in Table I (12.1, 1.22, 0.08 and 0.16 for the control,  $O_2$ -,  $N_2$ - and  $NH_3$ -annealed samples respectively). It is reported that the LFN of MOSFETs is generally ascribed to the fluctuations of both carrier number and mobility induced by the traps in gate dielectric and at the interface of active layer/gate dielectric [18]. Since the noises of the annealed samples are smaller than that of the control sample, the effect of reducing acceptor-like border and interface traps by dielectric annealing is further supported. Furthermore, the  $N_2$ -annealed sample possesses smaller noise than the  $O_2$ -annealed one, indicating more effective reduction of acceptor-like border and interface traps, which is consistent with the previous analysis based on other electrical properties such as  $\mu_{sat}$ ,  $V_{TH}$ , SS and hysteresis. The  $NH_3$ -annealed sample also has relatively lower noise because of the effective reduction of acceptor-like border and interface traps by annealing HfLaO in  $NH_3$ . However, from the earlier analysis on the hysteresis property, a large amount of donor-like border and interface traps dominate the charge trapping in the  $NH_3$ -annealed sample, leading to a degradation of its noise performance as compared to the  $N_2$ -annealed sample.

Fig. 5 displays the output characteristics of the a-IGZO TFTs with different annealing gases for the HfLaO gate dielectric. N-type enhancement mode is clearly exhibited by each sample. Moreover,  $I_D$  increases linearly with  $V_{DS}$  in the region of low  $V_{DS}$ , and current saturation can be observed in the region of high  $V_{DS}$ . As a whole, the output current  $I_D$  can be increased by the dielectric annealing. In particular, the  $N_2$ - and  $NH_3$ -annealed samples, due to more prominent improvement in  $\mu_{sat}$  and  $V_{TH}$ , present a larger output current than the  $O_2$ -annealed sample.

#### 4. Conclusion

In this work, the impact of annealing gases ( $O_2$ ,  $N_2$  and  $NH_3$ ) for HfLaO gate dielectric on the electrical characteristics of a-IGZO TFT has been investigated. It is found that the dielectric annealing, partly due to its thermal effect, can effectively enhance the device performance by improving the film quality of HfLaO, i.e. less acceptor-like border and interface traps. In particular, the inert  $N_2$  ambient can avoid the decrease of electron concentration in a-IGZO associated with the filling of oxygen vacancies, resulting in a further reduction of acceptor-like border and interface traps by electron filling in the  $N_2$ -annealed sample. Accordingly, the  $N_2$ -annealed sample exhibits better performance (in  $\mu_{sat}$ ,  $V_{TH}$ ,  $I_{on}/I_{off}$ , SS, hysteresis and output current) than the  $O_2$ -annealed one. Especially, both a high  $\mu_{sat}$  ( $35.1 \text{ cm}^2/\text{V}\cdot\text{s}$ ) and negligible hysteresis ( $\Delta V_H = -0.03 \text{ V}$ ) have been achieved by the  $N_2$ -annealed sample, and its SS and LFN are also the smallest among the samples. Furthermore, the lowest  $V_{TH}$  ( $1.95 \text{ V}$ ) is presented by the  $NH_3$ -annealed sample due to the combined influence of  $C_{ox}$  increase and generated positive oxide charges. Moreover, the dominant type of traps in the  $NH_3$ -annealed sample is different, which is due to over-reduction of acceptor-like border and interface traps as revealed by a hysteresis phenomenon in the opposite direction ( $\Delta V_H = -0.82 \text{ V}$ ). In addition, the LFN measurement well supports the analysis about the reduction of acceptor-like border and interface traps based on other electrical properties.

## **Acknowledgements**

This work is supported by the University Development Fund (Nanotechnology Research Institute, 00600009) of the University of Hong Kong.

## Captions:

Fig. 1. Schematic diagram of bottom-gate a-IGZO TFT with HfLaO gate dielectric.

Fig. 2. Transfer characteristics of the a-IGZO TFTs with different annealing gases (w/o annealing, O<sub>2</sub>, N<sub>2</sub> and NH<sub>3</sub>) for HfLaO gate dielectric at V<sub>DS</sub> = 5 V: (a) I<sub>D</sub> versus V<sub>GS</sub>; (b) I<sub>D</sub><sup>1/2</sup> versus V<sub>GS</sub>.

Fig. 3. Transfer characteristics of the a-IGZO TFTs measured under the forward (V<sub>GS</sub> = -5 V to 10 V) and reverse (V<sub>GS</sub> = 10 V to -5 V) sweepings with different annealing gases for HfLaO gate dielectric: (a) W/O-annealing; (b) O<sub>2</sub>; (c) N<sub>2</sub>; (d) NH<sub>3</sub>.

Fig. 4. The plot of S<sub>iD</sub>/I<sub>D</sub><sup>2</sup> versus frequency of the a-IGZO TFTs with different annealing gases (W/O-annealing, O<sub>2</sub>, N<sub>2</sub> and NH<sub>3</sub>) for HfLaO gate dielectric measured at V<sub>DS</sub> = 1 V and V<sub>GS</sub> - V<sub>TH</sub> = 3 V.

Fig. 5. Output characteristics of the a-IGZO TFTs with different annealing gases for HfLaO gate dielectric: (a) W/O-annealing; (b) O<sub>2</sub>; (c) N<sub>2</sub>; (d) NH<sub>3</sub>.

## References

- [1] Toshio Kamiya, Kenji Nomura, Hideo Hosono. Present status of amorphous In–Ga–Zn–O thin-film transistors. *Sci Technol Adv Mater* 2010;11(4): 044305–1–23.
- [2] Kenji Nomura, Hiromichi Ohta, Akihiro Takagi, Toshio Kamiya, Masahiro Hirano, Hideo Hosono. Room temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* 2004;432(7016):488–92.
- [3] Lee Jae-Sang, Chang Seongpil, Koo Sang-Mo, Lee Sang-Yeol. High-Performance a-IGZO TFT with ZrO<sub>2</sub> gate dielectric fabricated at room temperature. *IEEE Electron Dev Lett* 2010;31(3):225–7.
- [4] Chun Yoon-Soo, Chang Seongpil, Lee Sang-Yeol. Effects of gate insulators on the performance of a-IGZO TFT fabricated at room-temperature. *Microelectronic Engineering* 2011;88(7):1590–3.
- [5] Kim J-B, Fuentes-Hernandez C, Kippelen B. High-performance InGaZnO thin-film transistors with high-k amorphous Ba<sub>0.5</sub>Sr<sub>0.5</sub>TiO<sub>3</sub> gate insulator. *Appl Phys Lett* 2008;93(24):242111–1–3.
- [6] Wilk G-D, Wallace R-M, Anthony J-M. High-k gate dielectrics: current status and materials properties considerations. *J Appl Phys* 2001;89(10):5243–75.
- [7] Su Nai-Chao, Wang Shui-Jinn, Huang Chin-Chuan, Chen Yu-Han, Huang Hao-Yuan, Chiang Chen-Kuo, Chin Albert. Low voltage-driven flexible InGaZnO thin-film transistor with small subthreshold swing. *IEEE Electron Dev Lett* 2010;31(7):680–2.
- [8] Yao Jianke, Xu Ningsheng, Deng Shaozhi, Chen Jun, She Juncong, Shieh H-D, Liu Po-Tsun, Huang Yi-Pai. Electrical and Photosensitive Characteristics of a-IGZO TFTs Related to Oxygen Vacancy. *IEEE Trans Electr Dev* 2011;58(4):1121–6.

- [9] Chiang Hai-Q, McFarlane Brian-R, Hong David, Presley Rick-E, Wager John-F. Processing effects on the stability of amorphous indium gallium zinc oxide thin-film transistors. *J Non-Cryst Solids* 2008;354(19-25):2826–30.
- [10] Joon Seok Park, Wan-Joo Maeng, Hyun-Suk Kim, Jin-Seong Park. Review of recent developments in amorphous oxide semiconductor thin-film transistor devices. *Thin Sol Films* 2012;520(6):1679–93.
- [11] Jae Kyeong Jeong, Jong Han Jeong, Hui Won Yang, Jin-Seong Park, Yeon-Gon Mo, Hye Dong Kim. High performance thin film transistors with cosputtered amorphous indium gallium zinc oxide channel. *Appl Phys Lett* 2007;91(11):113505.
- [12] Kamada H, Tanimura T, Toyoda S, Kumigashira H, Oshima M, Liu G-L, Liu Z, Ikeda K. Control of oxidation and reduction reactions at HfSiO/Si interfaces through N exposure or incorporation. *Appl Phys Lett* 2008;93(21):212903–1–3.
- [13] Hori, T, Iwasaki H, Naito Yasushi, Esaki H. Electrical and physical characteristics of thin nitride oxides prepared by rapid thermal nitridation. *IEEE Trans Electr Dev* 1987;34(11):2238–45.
- [14] ManjulaRani K-N, Rao V-Ramgopal, Vasi Juzer. A new method to characterize border traps in sub-micron transistors using hysteresis in the drain current. *IEEE Trans Electr Dev* 2003;50(4):973–9.
- [15] Dimitrijevic Sima, Harrison H-Barry, Sweatman Denis. Extension of the deal-grove oxidation model to include the effects of nitrogen. *IEEE Trans Electr Dev* 1996;43(2):267–72.
- [16] Chung Gilyong, Tin Chin-Che, Williams John-R, McDonald K, Ventra M-Di, Chanana R-K, Pantelides S-T, Feldman L-C, Weller R-A. Effects of anneals in ammonia on the interface trap density near the band edges in 4H-silicon carbide metal-oxide-semiconductor capacitors. *Appl Phys Lett* 2000;77(22):3601–3.

- [17] Crupi F, Srinivasan P, Magnone P, Simoen E, Pace C, Misra D, Claeys C. Impact of the interfacial layer on low-frequency noise (1/f) behavior of MOSFETs with advanced gate stacks. *IEEE Electron Dev Lett* 2006;27(8):688–91.
- [18] Min Bigang, Devireddy Siva Prasad, Zeynep Çelik-Butler, Wang Fang, Zlotnicka Ania, Tseng Hsing-Huang, Tobin Philip-J. Low-frequency noise in submicrometer MOSFETs with HfO<sub>2</sub>, HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> and HfAlO<sub>x</sub> gate stacks. *IEEE Trans Electr Dev* 2004;51(8):1315–22.



Figure 1




Fig. 1 by L. X. Qian

Figure 2




Fig. 2 by L. X. Qian

Figure 3




Fig. 3 by L. X. Qian

Figure 4




Fig. 4 by L. X. Qian

Figure 5




Fig. 5 by L. X. Qian

TABLE I  
ELECTRICAL PARAMETERS EXTRACTED FROM THE CURVES IN FIG. 2, FIG. 3 AND FIG. 4

Annealing	$\mu_{\text{sat}}$ ( $\text{cm}^2/\text{V}\cdot\text{s}$ )	$V_{\text{TH}}$ (V)	SS (V/dec)	$N_t$ ( $/\text{cm}^2$ )	$\Delta V_H$ (V)	$I_{\text{on}}/I_{\text{off}}$	$C_{\text{ox}}$ ( $\mu\text{F}/\text{cm}^2$ )	EOT (nm)	$\alpha_H$
W/O	4.3	4.26	0.310	$7.0 \times 10^{12}$	1.78	$7.5 \times 10^5$	0.266	13.0	12.1
O <sub>2</sub>	15.7	3.51	0.231	$4.8 \times 10^{12}$	0.37	$2.5 \times 10^6$	0.264	13.1	1.22
N <sub>2</sub>	35.1	3.29	0.206	$3.7 \times 10^{12}$	-0.03	$5.1 \times 10^6$	0.241	14.3	0.08
NH <sub>3</sub>	19.3	1.95	0.315	$7.4 \times 10^{12}$	-0.82	$6.1 \times 10^6$	0.275	12.6	0.16