Decimation of encoding errors in an optimum SNS 2 [μ] low-noise CMOS ADC

Schafer, Jeffrey L.
Monterey, California. Naval Postgraduate School

http://hdl.handle.net/10945/35081
DECIMATION OF ENCODING ERRORS IN AN OPTIMUM SNS 2μ LOW-NOISE CMOS ADC

by

Jeffrey L. Schafer

March 1995

Thesis Advisor: Phillip E. Pace
Thesis Co-Advisor: Douglas J. Fouts

Approved for public release; distribution is unlimited.
### Title and Subtitle

**Decimation of Encoding Errors in an Optimum SNS 2μ Low-Noise CMOS ADC**

### Authors

Schäfer, Jeffrey L.

### Abstract

Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The symmetrical number system (SNS) can be used to preprocess the analog input signal, reducing the number of comparators and thus reducing the chip area and power consumption of the ADC. This thesis examines the issue of encoding errors that result when the separate channels $m_i$ are brought together to derive the input analog voltage. The Very Large Scale Integrated (VLSI) design for the comparators, error checking circuits and Programmable Logic Arrays (PLAs) use the Orbit 2μ CMOS N-well double-metal, double-poly fabrication process. Steady state transfer functions are shown which detail encoding errors that occur when the folded input samples lie at one of the code transition points. To discard the encoding errors that occur, a decimation band is constructed at each transition point. The effectiveness of the decimation band in eliminating the encoding errors and the linearity error is quantified. An Application Specific Integrated Circuit (ASIC) is designed.

### Subject Terms

- Analog-to-Digital Converter
- Symmetrical number system
- Analog preprocessing for analog-to-digital conversion
- Digital processing for analog-to-digital conversion
- VLSI (very large scale integration)
- MAGIC
- CMOS

### Security Classification

- **Security Classification of Report**: Unclassified
- **Security Classification of This Page**: Unclassified
- **Security Classification of Abstract**: Unclassified

### Distribution/Availability Statement

Approved for public release; distribution is unlimited

### Page Count

- **Number of Pages**: 202
- **Price Code**: Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18
DECIMATION OF ENCODING ERRORS IN AN OPTIMUM SNS 2μ LOW-NOISE CMOS ADC

Jeffrey L. Schäfer
Lieutenant, United States Navy
B.S. Education (Mathematics), Auburn University, 1988

Submitted in partial fulfillment of the requirements for the degree of

MASTERS OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL

March 1995
ABSTRACT

Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The symmetrical number system (SNS) can be used to preprocess the analog input signal, reducing the number of comparators and thus reducing the chip area and power consumption of the ADC. This thesis examines the issue of encoding errors that result when the separate channels are brought together to derive the input analog voltage. The Very Large Scale Integrated (VLSI) design for the comparators, error checking circuits and Programmable Logic Arrays (PLAs) use the Orbit 2 $\mu$ CMOS N-well double-metal, double-poly fabrication process. Steady state transfer functions are shown which detail encoding errors that occur when the folded input samples lie at one of the code transition points. To discard the encoding errors that occur, a decimation band is constructed at each transition point. The effectiveness of the decimation band in eliminating the encoding errors and the linearity error is quantified.

An Application Specific Integrated Circuit (ASIC) is designed.
## TABLE OF CONTENTS

I. INTRODUCTION ........................................................................................................... 1  
   A. FOLDING ANALOG-TO-DIGITAL CONVERTERS (ADCs) ........... 1  
   B. PRINCIPAL CONTRIBUTIONS ............................................................................. 2  
   C. THESIS OUTLINE ............................................................................................. 3  

II. BACKGROUND ........................................................................................................... 7  
   A. OPTIMUM SNS ................................................................................................. 7  
   B. PREPROCESSING ISSUES ............................................................................... 8  
   C. COMPUTER AIDED DESIGN AND SIMULATION TOOLS ............... 12  
      1. Magic ........................................................................................................... 12  
      2. Ext2spice and Ext2sim .............................................................................. 12  
      3. Mpla .......................................................................................................... 13  
      4. Esim .......................................................................................................... 13  
      5. HSPICE ..................................................................................................... 14  
      6. MATLAB .................................................................................................. 14  
      7. MicroSim's Design Center ....................................................................... 15  

III. BI-POLAR JUNCTION TRANSISTOR (BJT) ARCHITECTURE .................. 17  
   A. FOLDING CIRCUIT ....................................................................................... 17  
   B. COMPARATOR CIRCUIT .............................................................................. 20  
   C. DECIMATION OF ENCODING ERRORS ..................................................... 20  

IV. VLSI ARCHITECTURE ......................................................................................... 33  
   A. COMPARATOR CIRCUIT .............................................................................. 34  

vii
LIST OF FIGURES

1. Optimum SNS Folding Waveforms and Output Codes for \( m_1=4 \) and \( m_2=5 \) ............. 8
2. Optimum SNS 9-bit ADC Block Diagram .................................................. 11
3. 7-bit SNS Folding ADC Block Diagram ..................................................... 17
4. One Stage of \( m_1=4 \) Folding Circuit ....................................................... 18
5. SNS Folding Circuit Outputs ................................................................. 21
6. Folding Waveform and Comparator Outputs for \( m_1=4 \) ......................... 23
7. Folding Waveform and Comparator Outputs for \( m_2=5 \) ......................... 24
8. Folding Waveform and Comparator Outputs for \( m_3=7 \) ......................... 25
9. Steady State Transfer Function .............................................................. 26
10. Decimation Bands at the Code Transition Points ....................................... 27
11. Steady State Transfer Function (Decimation Width = 25% LSB) .............. 28
12. Steady State Transfer Function (Decimation Width = 40% LSB) .............. 29
13. Number of Encoding Errors as a Function of Decimation Width ................ 30
14. Block Diagram of the 9-Bit SNS Folding ADC ....................................... 33
15. Comparator Circuit .................................................................................. 34
16. Original Sample and Hold Circuit ........................................................... 37
17. Latch Circuit ............................................................................................ 38
18. Symbolic Layout of Even-Parity Circuit .................................................. 40
19. 2-Input XOR Gate Circuit ....................................................................... 41
20. Symbolic Layout of D Flip-Flop Circuit (1 per bit) ..................................... 44
21. D Flip-Flop CMOS Circuit ....................................................................... 45
22. Block Diagram of VLSI Implementation .................................................. 52
23. Example CMOS Transistor Layout .............................................. 53
24. CMOS Implementation of Comparator Circuit ............................... 55
25. CMOS Implementation of Modulus 8 Comparators .......................... 56
26. CMOS Implementation of Latch Circuit ....................................... 57
27. CMOS Implementation of Comparator Group 8 .............................. 58
28. CMOS Implementation of 2-Input XOR Gate ................................ 60
29. CMOS Implementation of Even-Parity Circuit ............................... 61
30. CMOS Implementation of D Flip-Flop Circuit ............................... 62
31. CMOS Implementation of Modulus 7 PLA .................................... 64
32. CMOS Implementation of Modulus 8 PLA .................................... 65
33. CMOS Implementation of Modulus 11 PLA ................................... 66
34. CMOS Implementation of Final PLA .......................................... 67
35. Floor Plan of VLSI Architecture ............................................... 69
36. CMOS Implementation of Floor Plan .......................................... 70
37. Simulation Flow Chart ............................................................. 72
38. Folding Waveform and Comparator Outputs for \( m_1 = 7 \) .............. 75
39. Folding Waveform and Comparator Outputs for \( m_2 = 8 \) (Comp. 1-4) .... 76
40. Folding Waveform and Comparator Outputs for \( m_2 = 8 \) (Comp. 5-7) .... 77
41. Folding Waveform and Comparator Outputs for \( m_3 = 11 \) (Comp. 1-5) .... 78
42. Folding Waveform and Comparator Outputs for \( m_3 = 11 \) (Comp. 6-10) .... 79
43. Output of Latch Circuit .......................................................... 82
44. Steady State Transfer Function for Ideal SNS ADC 

(Decimation Width = 0% of LSB) ............................................... 84
45. Steady State Transfer Function for Ideal SNS ADC
   (Decimation Width = 5% of LSB) ........................................... 85

46. Steady State Transfer Function for Ideal SNS ADC
   (Decimation Width = 10% of LSB) ........................................... 86

47. Steady State Transfer Function for Ideal SNS ADC
   (Decimation Width = 15% of LSB) ........................................... 87

48. Number of Encoding Errors as a Function of Decimation Width ......... 88

49. Steady State Transfer Function for Actual SNS ADC
   (Decimation Width = 0% of LSB) ........................................... 90

50. Steady State Transfer Function for Actual SNS ADC
   (Decimation Width = 20% of LSB) ........................................... 91

51. Linearity Error ................................................................. 93

52. CMOS VLSI Architecture Floor Plan .................................... 96

53. CMOS Implementation of Floor Plan ..................................... 97

54. Digital Chip 1 Floor Plan .................................................... 99

55. Digital Chip 2 Floor Plan .................................................... 99

56. CMOS Implementation of Digital Chip 1 ................................ 100

57. CMOS Implementation of Digital Chip 2 ................................ 101
LIST OF TABLES

1. Optimum SNS Preprocessing .......................................................... 9
2. Folding Circuit Reference Voltages ($V_{FS}=1.536v$) ......................... 19
3. Component Values for Folding Circuit ........................................... 22
4. Comparator Threshold Voltages (BJT) ........................................... 22
5. Decimation Band Comparator Threshold Voltages (BJT) ...................... 31
6. Comparator Threshold Voltages (VLSI) .......................................... 35
7. Decimation Band Comparator Threshold Voltages (VLSI) ...................... 36
8. Truth Table for 2-Input XOR Function .......................................... 41
9. Truth Table for Even-Parity Circuit ............................................. 42
10. Overall Behavior of D Flip-Flop Circuit .................................... 46
11. Truth Table for Modulus 7 PLA ................................................... 46
12. Truth Table for Modulus 8 PLA ................................................... 47
13. Truth Table for Modulus 11 PLA ............................................... 48
14. Truth Table for Final PLA (Partial Listing) .................................. 49
15. Average and Maximum Power Consumption .................................. 94
ACKNOWLEDGMENT

I would first like to say thank you to my wife, Sheryl, for her support of my endeavors and to my daughter, Betty Jo, and my son, Adam for being patient throughout the process of developing and writing this thesis.

I would like to personally thank Lieutenant Commander Richard Carr, USN, for his contributions to this thesis. He is a great friend and inspiring co-worker. His time and assistance provided was well and above the call of duty and contributed greatly.

Finally, I would like to personally thank my thesis advisor, Professor Phillip Pace and coadvisor, Professor Douglas Fouts for allowing me to work for them. Their guidance and understanding were instrumental in the successful completion of this thesis.
I. INTRODUCTION

A. FOLDING ANALOG-TO-DIGITAL CONVERTER

Most real-world processes produce analog signals which vary continuously in the time domain. Microprocessors and computers must use binary bit patterns to represent this analog signal which is not easy to store, manipulate or retrieve while using analog technology. Therefore, the need for an analog-to-digital converter (ADC) arises. Analog-to-digital converters are key elements of any system that use digital techniques to process or communicate analog electrical data. There are generally three types of ADCs. The first type is the slow integrating ADC, which is good for slowly varying dc voltages. The second type is the successive approximation ADC, which can be used to digitize audio signals. The final type is the flash ADC, which can digitize video signals and is the most costly. [Ref. 1]

The need arises for ADCs with higher resolution, faster conversion speeds and lower power dissipation. The most popular type of converter with high conversion rate is the flash ADC. This architecture requires $2^N - 1$ comparators to achieve $N$-bit resolution. The large number of comparators makes it difficult to keep the power consumption and die area to a minimum. However, the symmetrical number system (SNS) can be used to preprocess the analog input signal, thus reducing the number of comparators, die area and power consumption of the converter.

This thesis presents a folding ADC architecture that incorporates a SNS encoding that has been previously described [Ref. 2]. This scheme improves the resolution and
covers a large bandwidth without incurring the power and die area penalties inherent with the flash ADC [Ref. 3,4]. The SNS preprocessing scheme is used to decompose the amplitude analyzer operation into a number of parallel sub-operations (moduli) which are of smaller computational complexity. Each moduli symmetrically folds the analog signal with folding period equal to twice the modulus. A small comparator ladder mid-level quantizes each folded output. Each moduli requires a precision in accordance with that modulus. A much higher resolution is achieved after the \( N \) different SNS moduli are used and the results of these low precision sub-operations are recombined [Ref. 5,6]. The parallel use of folding circuits increases the ADC resolution without increasing the folding rate of the system.

**B. PRINCIPAL CONTRIBUTIONS**

Current research has been concentrated on the reduction of die area and power consumption. Research has been on-going to reduce the number of comparators in an ADC which will inherently reduce the die area and power dissipation problem. One method of reducing the number of comparators required is by using a SNS preprocessing scheme. Since the SNS folding waveform is symmetrical, ambiguities exist within each folding period or modulus. Consequently, the dynamic range of the SNS preprocessing depends on the SNS definition and the manner in which the sub-operation (or channels) are recombined. This thesis examines a SNS definition that considerably extends the dynamic range of the SNS folding ADC architecture. Steady state transfer functions are shown which detail encoding errors that occur when the folded input samples lie at one of
the code transition points. To discard the encoding errors that occur, a *decimation band* is constructed around each transition point. The effectiveness of the decimation band in eliminating the encoding errors is also examined.

This thesis primarily focuses on the decimation of encoding errors in an optimum SNS 2μ Low-Noise Complementary Metal-Oxide Semiconductors (CMOS) folding ADC. Using an existing design [Ref. 7], layout of the SNS folding circuit and comparators are accomplished utilizing the Very Large Scale Integration (VLSI) Computer Aided Design (CAD) tool, Magic, developed by the University of California at Berkeley. The major focus of this research has been in the inclusion of an error detection circuit which discards the encoding errors that occur when the folded input samples lie at one of the transition points.

Simulation of the circuit layout is conducted using Meta-Software's industrial grade circuit analysis product, HSPICE, in order to verify proper functional operation, to confirm proper layout prior to fabrication and examine the effectiveness of the decimation band in eliminating the encoding errors. An Application Specific Integrated Chip (ASIC) is fabricated using ORBIT's 2μ CMOS N-well double-metal, double-poly process.

C. THESIS OUTLINE

This thesis is divided into three main parts. The first part (Chapter I-III) discusses the basic concept of an Optimum SNS folding ADC. This includes a design of a unipolar 7-bit SNS ADC using bipolar junction transistor (BJT). The second part (Chapter IV-VI) deals with the CMOS VLSI design, implementation and simulation of an Optimum SNS
9-bit folding ADC. The final part (Chapters VII and VIII) describes the fabrication and further research of the Optimum SNS folding ADC utilizing a 2μ CMOS N-well process.

Chapter II begins with a discussion of the symmetrical number system (SNS) and its application to an analog preprocessing architecture. An overview of the design of an optimum SNS preprocessing 9-bit ADC utilizing this analog preprocessing architecture is presented. This chapter also establishes the software tools used in the layout and simulation of the architecture.

Chapter III introduces a bipolar junction transistor (BJT) model of an Optimum SNS 7-bit folding ADC. The analysis and simulation of a BJT model is examined to demonstrate the optimum SNS preprocessing prior to implementing a CMOS equivalent circuit. Therefore, a unipolar 7-bit folding ADC design with moduli $m_1 = 4$, $m_2 = 5$ and $m_3 = 7$ is examined. The design of the BJT model allows the designer to simulate and analyze the folding ADC on a much smaller scale which reduces the processing time to obtain results and make corrections. Following the basic transient analysis of the folding circuit and comparator group, the decimation of encoding errors are evaluated. The steady state transfer curves are presented for no decimation and for decimation width equal to 25% and 40% of the LSB. Finally, a graph summarizing the encoding errors as a function of decimation width is shown.

Chapter IV deals with the VLSI CMOS architecture of a comparator, latch, parity, and sample and hold circuits. These circuits are presented at this stage because they are easier to visualize in the field effect transistor (FET) form. This will allow the
implementation of the CMOS circuits in Magic to go much smoother. Lastly, the
generation of the PLA subsystems utilizing the MPLA CAD tool are discussed and truth
tables are presented.

Chapter V discusses the implementation of the CMOS VLSI layout for each circuit
described in Chapter IV utilizing the Magic CAD tool. A basic FET with emphasis on the
MOS transistor is shown with physical and structural design characteristics. Layout
design rules are used to obtain a circuit with optimum yield in as small an area as possible
without compromising reliability of the circuit. Finally, a system design of the CMOS
VLSI folding ADC is presented.

Chapter VI starts with a structured design and simulation approach and its
application to CMOS VLSI system design. This is followed by a DC analysis of each
modulus comparator group. Simulation of the parity circuit and the PLA subsystem is
performed using esim. A transient analysis is conducted on the sample and hold circuit.
The analysis of the encoding error decimation process is analyzed using an ideal folding
waveform as the input to the comparator group. The steady state transfer curves are
presented for no decimation and for decimation widths equal to 5%, 10% and 15% of the
LSB. Using an existing design of the folding preprocessing circuit, the analysis of the
encoding error decimation process is analyzed. The folding waveform is created by
ramping the input signal from 0.0 to 3.0 volts. Again, the steady state transfer curves are
presented for no decimation and for decimation width equal to 20% of the LSB. A graph
summarizing the encoding errors as a function of decimation band width is shown for the
ideal folding waveform. Also, a plot illustrating the linearity error is shown. Finally, the
dynamic power dissipated in the above CMOS circuits are measured and tabulated using
HSPICE.

Chapter VII describes the fabrication process for the system design utilizing
ORBIT 2μ CMOS N-well process. A floor plan of the system layout is shown to
minimize chip area and maximize speed. Finally the CMOS VLSI implementations of the
two chips fabricated for this system design are presented.

Chapter VIII finishes with the conclusion to the thesis. Limitations to the CMOS
VLSI design of an ADC are discussed along with recommendations for further research in
the use of decimation bands and folding circuits.
II. BACKGROUND

A. OPTIMUM SNS

The optimum SNS scheme is composed of a number of pairwise relatively prime (PRP) moduli $m_i$. The integers within each SNS modulus are representative of a symmetrically folded waveform with the period of the waveform equal to twice the PRP modulus, i.e., $2m_i$. For $m$ given, the integer values within twice the individual modulus is given by the row vector

$$\bar{x}_m = [0, 1, \cdots, m - 1, m - 1, \cdots, 1, 0]. \quad (1)$$

Figure 1 shows the optimum SNS folding waveforms and SNS output codes for both $m_1 = 4$ and $m_2 = 5$. From (1) the required number of comparators for each channel is $m_i - 1$. Due to the presence of ambiguities, the integers within (1) do not form a complete system of length $2m$ by themselves [Ref. 8]. By recombining the $N$ channels, the SNS is rendered a complete system having a one-to-one correspondence with the residue number system (RNS). For $N$ equal to the number of PRP moduli, the dynamic range $M$ is given by [Ref. 9,10]

$$M = \prod_{i=1}^{N} m_i. \quad (2)$$

This dynamic range is also the position of the first repetitive moduli vector. For example, for $m_1 = 4$ and $m_2 = 3$, the first repetitive moduli vector occurs at an input of 12, as shown in Table 1.
B. PREPROCESSING ISSUES

In an optimum SNS analog preprocessor, a number system is described based on \( N \) different moduli that will produce the desired dynamic range from (2). An input signal is applied to the \( N \) different moduli in parallel. Each modulus is defined as a folding circuit that folds the input signal with a period based on twice the value of the modulus. The folded waveform that is produced as the output of each folding circuit is mid-level quantized with a small comparator ladder. The output of the comparator ladder represents the input signal in the SNS format.
<table>
<thead>
<tr>
<th>Dynamic Range</th>
<th>SNS Moduli</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4 3</td>
</tr>
<tr>
<td>0</td>
<td>0 0</td>
</tr>
<tr>
<td>1</td>
<td>1 1</td>
</tr>
<tr>
<td>2</td>
<td>2 2</td>
</tr>
<tr>
<td>3</td>
<td>3 2</td>
</tr>
<tr>
<td>4</td>
<td>3 1</td>
</tr>
<tr>
<td>5</td>
<td>2 0</td>
</tr>
<tr>
<td>6</td>
<td>1 0</td>
</tr>
<tr>
<td>7</td>
<td>0 1</td>
</tr>
<tr>
<td>8</td>
<td>0 2</td>
</tr>
<tr>
<td>9</td>
<td>1 2</td>
</tr>
<tr>
<td>10</td>
<td>2 1</td>
</tr>
<tr>
<td>11</td>
<td>3 0</td>
</tr>
<tr>
<td>12</td>
<td>3 0</td>
</tr>
</tbody>
</table>

$M = 12$

Table 1. Optimum SNS Preprocessing.
The original design for this thesis incorporated an optimum SNS 9-bit ADC [Ref. 7]. In order to provide 9-bit resolution, a dynamic range $M$ of $2^9$ or 512 is necessary. Moduli chosen to provide this dynamic range $M$ were $m_1 = 7$, $m_2 = 8$, and $m_3 = 11$. Using (2) to calculate the dynamic range provided by the optimum SNS encoding yields a value of 616, which is well above the required 512.

Figure 2 shows a block diagram of a Optimum SNS 9-bit ADC with error correction along with the number of outputs from each major block. The analog input signal is applied to each of the moduli in parallel. Each modulus is composed of a number of folding stages that produce a folded waveform with a period equal to twice the modulus. A small comparator ladder consisting of $m_i - 1$ comparators mid-level quantizes the folded output from each modulus. With the SNS preprocessing, the modulus must be recombined in e.g. a read-only memory (ROM) in order to resolve the encoded input analog voltage. Consequently, there is a possibility of an encoding error when the input voltage happens to lie at one of the code transition points. The encoding errors occur at the transition points when some comparators at a position to change do change while others do not [Ref. 10]. To eliminate the encoding errors, $2m_i$ comparators (instead of $m_i - 1$) are used for the channel with the smallest modulus. For the 9-bit ADC, $2m_1 = 14$ comparators are required. The comparators are positioned to place a small decimation band around each transition point where the folding waveforms cross the threshold levels. If the folded input voltage falls within one of these small bands the number of comparators in the ON state is even, otherwise, the number is odd. A parity circuit is used to discard
the sample if the parity is even. If the sample is discarded, the output is latched at the previous known good state. The outputs of the comparator ladders are applied to a modulus programmable logic array (PLA). The output of each modulus PLA represents the thermometer code in its optimum SNS binary format. A final PLA is then used to recombine the channels and transform the encoded input signal into a more common representation (e.g., binary number).

Figure 2. Optimum SNS 9-bit ADC Block Diagram.
C. COMPUTER AIDED DESIGN AND SIMULATION TOOLS

1. Magic

Magic is an interactive editor used for creation of VLSI circuit layouts. All of the VLSI layouts completed for this thesis were accomplished using this CAD tool. Using a color graphics display and a mouse, the designer can construct basic cell layouts and combine them hierarchically into larger integrated circuits. Magic contains a design rule checker (DRC) that ensures compliance with layout rules for the particular technology being used. As a means of interfacing with other design and simulation programs, Magic allows the designer to extract the developed layout into the native language of other programs. [Ref. 11]

2. Ext2spice and Ext2sim

Ext2spice and ext2sim reads a file in the .ext format and creates a new file in the .spice and .sim format respectively. The .spice file created contains a list of transistor and capacitor instantiations. The designer must then add the transistor models, in the form of Spice level 2 parameters, and other simulation information in order to produce an executable file in the .spice format. This CAD tool assumes ground node is 0, Vdd is node 1, and that node 2 is reserved as an error node. The .sim file created is ready for use.
by esim. The esim CAD tool assumes that the source voltage and ground are labeled Vdd and GND respectively. [Ref. 11]

3. MPLA

MPLA is a Programmable Logic Array (PLA) generator that generates Magic layout compatible PLAs in various styles and technologies. This thesis work is completed in scaleable CMOS cis version (SCS3cis). It supports MOSIS 1.5/2.0/3.0 micron SCMOS process, pseudo-nmos static PLA with p-channel pullups. The cis indicates buried contacts with inputs and outputs on the same side of the PLA. The modulus and ADC PLAs are generated using standard inputs and outputs, extra ground lines every 10 rows in the AND logic plane and every 10 columns in the OR logic plane. [Ref. 11]

4. Esim

Esim is an event-driven switch level simulator for CMOS transistor circuits. Once the circuit is extracted into a .sim format, esim is used to watch the various nodes, set or reset nodes, and to simulate the logical operation of the circuit. The nodes can then be inspected, and the circuit evaluated. The modulus and final ADC are simulated using esim CAD tool. [Ref. 11]
5. HSPICE

HSPICE is an optimizing analog circuit simulator by Meta-Software used for the circuit simulation of the VLSI circuit design. HSPICE is used for the steady-state and transient simulation of the circuit design. HSPICE program is compatible with most SPICE variations, has superior convergence, accurate modeling, and hierarchical node naming and references. Once the layout is complete using Magic the design is extracted using the ext2spice CAD tool. The designer must then add the transistor models, voltage sources and simulation information. Note that due to the large number of transistors and capacitors in this design along with the simulation of both analog and digital components, the processing time for the simulation is very long. The Graphical Simulation Interface (GSI) is used to graphically display the waveforms at various nodes in the VLSI design to ensure proper functional operation and design layout. [Ref. 12]

6. MATLAB

MATLAB is a high-performance interactive software package for numeric computation which incorporates numerical analysis, signal processing, and graphics into an easy-to-use environment. During the simulation of the VLSI design using HSPICE, various nodes are selected and the voltages from those nodes are collected in a data file. Once the simulation is complete, the data file is converted into a MATLAB m-file and a plot of the transfer curve for a Optimum SNS 9-bit folding ADC is obtained. [Ref. 13]
7. MicroSim's Design Center

MicroSim's Design Center CAE system provides an integrated environment to capture, simulate, and analyze analog and digital circuit design. *Pspice* is the analog and digital circuit simulator whereas *Schematics* is the graphical circuit editor used to layout the circuit in the schematic format. The Design Center is used to analyze a Bipolar Junction Transistor (BJT) Optimum SNS 7-bit folding ADC discussed in Chapter II. Once the BJT design is complete using *Schematic Capture*, the netlist (*.net*), alias (*.als*), and circuit (*.cir*) files were created. Using the DOS editor, the *.cir* and *.als* file were modified to create an ASCII data file when *Pspice* is invoked. Shown in Appendix A are the modifications (italicized) required to the *.cir* and *.als* files to create ASCII data vice binary data file for the selected output nodes. [Ref. 14]
III. BI-POLAR JUNCTION TRANSISTOR (BJT) ARCHITECTURE

To demonstrate the optimum SNS preprocessing and the decimation of encoding errors, a unipolar 7-bit ADC with \( m_1 = 4, m_2 = 5, \) and \( m_3 = 7 \) is considered. For \( N = 3 \) (number of PRP moduli), the dynamic range \( M \) (2) is \( M = 140 \). A block diagram of this 7-bit folding ADC is shown in Figure 3.

A. FOLDING CIRCUIT

The first step in the design of the 7-bit SNS Folding ADC is the design of the individual folding stages. High performance folding circuits that utilize bipolar technology often use several identical but independent stages connected in parallel with one stage for each required fold. Figure 4 shows one stage of a \( m_1 = 4 \) folding circuit including the three required comparators. The folding stage is composed of a pair of differential
amplifiers. The input analog signal is applied to the base of Q5 with the folded output taken at the emitter of Q4. To fold the analog signal correctly at each stage, a reference voltage $V_{\text{ref}}$ is supplied to the base of Q6. Transistors Q3 provide some gain and dc voltage level shifting while the emitter follower Q4 is used to ensure low output resistance of the folding stage. The least significant bit (LSB) code width is set to 12mv (full scale voltage $V_{\text{FS}} = 2^N \, \text{LSB} = 1.536$V). The folding period for each modulus contains $2m_i$ LSBs. The folding period for the modulus 4 channel is $T_4 = 2m_i \, \text{LSB} = 0.096$V. The folding periods for the other two channels are scaled appropriately as $T_5 = 0.120$V and $T_7 = 0.168$V. The first required reference voltage (above zero) is the $V_{\text{ref}}(1) = T_4/2 = 0.048$V. Table 2 shows the reference voltages used for each stage of the three folding circuits required.

The height of each folding waveform output from each folding circuit is different. To solve this problem, resistor R2 and R3 are varied to pull the folded waveform up, while R12 and R13 are varied to pull the folded waveform down. This ensured that each folded
<table>
<thead>
<tr>
<th>Fold No.</th>
<th>V&lt;sub&gt;ref&lt;/sub&gt; (volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>m&lt;sub&gt;1&lt;/sub&gt; = 4</td>
</tr>
<tr>
<td></td>
<td>(T&lt;sub&gt;d&lt;/sub&gt; = 0.096)</td>
</tr>
<tr>
<td>0°</td>
<td>-0.048</td>
</tr>
<tr>
<td>1</td>
<td>0.048</td>
</tr>
<tr>
<td>2</td>
<td>0.144</td>
</tr>
<tr>
<td>3</td>
<td>0.240</td>
</tr>
<tr>
<td>4</td>
<td>0.336</td>
</tr>
<tr>
<td>5</td>
<td>0.432</td>
</tr>
<tr>
<td>6</td>
<td>0.528</td>
</tr>
<tr>
<td>7</td>
<td>0.624</td>
</tr>
<tr>
<td>8</td>
<td>0.720</td>
</tr>
<tr>
<td>9</td>
<td>0.816</td>
</tr>
<tr>
<td>10</td>
<td>0.912</td>
</tr>
<tr>
<td>11</td>
<td>1.008</td>
</tr>
<tr>
<td>12</td>
<td>1.104</td>
</tr>
<tr>
<td>13</td>
<td>1.200</td>
</tr>
<tr>
<td>14</td>
<td>1.296</td>
</tr>
<tr>
<td>15</td>
<td>1.392</td>
</tr>
<tr>
<td>16</td>
<td>1.488</td>
</tr>
</tbody>
</table>

* Calibration folding stage

Table 2. Folding Circuit Reference Voltages (V<sub>FS</sub> = 1.536v).
waveform output is of equal height as shown in Figure 5. Also note that the waveforms are folding at the correct folding period. Table 3 tabulates the component values for the folding circuit of each modulus.

B. COMPARATOR CIRCUIT

The folded output of each modulus channel is then fed to the corresponding comparator circuits. The total number of comparators required for the 7-bit system is 13 (each channel has \( m_i - 1 \) comparators). The comparator threshold voltages \( V_i \) are derived from each folding waveform to mid-level quantize the input signal into the SNS format. The matching voltages \( V_t(i) \) for the comparator thresholds in each channel are shown in Table 4. Note the threshold values are not uniformly spaced. The steady state folding waveforms and comparator outputs from each channel are shown in Figures 6, 7, and 8 for \( m_1 = 4 \), \( m_2 = 5 \) and \( m_3 = 7 \) respectively. Note that the comparator outputs are turned ON and OFF in a thermometer type format.

C. DECIMATION OF ENCODING ERRORS

With the optimum SNS preprocessing, the channels must be recombined in a read-only memory (ROM) in order to resolve the encoded input analog voltage. Consequently, there is a possibility of an encoding error when the input voltage happens to lie at one of the code transition points. The encoding errors occur at the transition points when some comparators at a position to change do change while others do not [Ref. 3]. Figure 9 shows the steady state transfer function for an optimum SNS ADC using a sampling period \( \Delta v = 0.4 \text{mv} \). To eliminate the encoding errors, \( 2m \) comparators (instead of \( m - 1 \)) are used for the channel with the smallest modulus. For the 7-bit system, \( 2m_1 = 8 \) comparators are required (see Figure 3). The comparator threshold voltages are set to place a small decimation band around each transition point where the folding waveforms cross the threshold levels. Figure 10 details the placement of the various threshold voltages. If the folded input voltage falls within one of these small bands the number of comparators in the ON state is even, otherwise, the number is odd. A parity circuit is used.
Figure 5. SNS Folding Circuit Outputs.
<table>
<thead>
<tr>
<th>Component</th>
<th>$m_1 = 4$</th>
<th>$m_2 = 5$</th>
<th>$m_3 = 7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>1.185K</td>
<td>1.19K</td>
<td>1.18K</td>
</tr>
<tr>
<td>R3</td>
<td>1.185K</td>
<td>1.19K</td>
<td>1.18K</td>
</tr>
<tr>
<td>R12</td>
<td>50</td>
<td>75</td>
<td>120</td>
</tr>
<tr>
<td>R13</td>
<td>50</td>
<td>75</td>
<td>120</td>
</tr>
<tr>
<td>Q1, Q2</td>
<td>beta = 200</td>
<td>beta = 200</td>
<td>beta = 200</td>
</tr>
<tr>
<td>Q3, Q4</td>
<td>beta = 100</td>
<td>beta = 100</td>
<td>beta = 100</td>
</tr>
<tr>
<td>Q5, Q6</td>
<td>beta = 200</td>
<td>beta = 200</td>
<td>beta = 200</td>
</tr>
</tbody>
</table>

Table 3. Component Values for Folding Circuit.

<table>
<thead>
<tr>
<th>Comparator</th>
<th>$V_t$ (volts)</th>
<th>$m_1 = 4$</th>
<th>$m_2 = 5$</th>
<th>$m_3 = 7$</th>
</tr>
</thead>
<tbody>
<tr>
<td>No.</td>
<td>$V_t$</td>
<td>$m_1 = 4$</td>
<td>$m_2 = 5$</td>
<td>$m_3 = 7$</td>
</tr>
<tr>
<td>1</td>
<td>5.7030</td>
<td>5.6523</td>
<td>5.5610</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>5.9140</td>
<td>5.8203</td>
<td>5.6850</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>6.1330</td>
<td>5.9945</td>
<td>5.8120</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>6.1716</td>
<td>5.9410</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>-</td>
<td>6.0720</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>-</td>
<td>6.2030</td>
<td></td>
</tr>
</tbody>
</table>

Table 4. Comparator Threshold Voltages (BJT).
Figure 6. Folding Waveform and Comparator Outputs for $m_1 = 4$. 

23
Figure 7. Folding Waveform and Comparator Outputs for $m_2 = 5$. 
Figure 8. Folding Waveform and Comparator Outputs for $m_3 = 7$. 

25
to discard the sample if the parity is even. If the sample is discarded, the output is latched at the previous known good state.

To quantify the effectiveness of the decimation band in eliminating the encoding errors, the width is varied from 0% of the LSB code width (no decimation) to 40% of the LSB code width. Figure 11 shows the transfer function for a decimation width equal to 25% of the LSB code width. Note the reduction in the number of errors from the transfer function in Figure 9. Figure 12 shows the transfer function for a decimation width of 40%
of the LSB code width. At this width the encoding errors are almost completely removed. The performance of the decimation band is summarized in Figure 13. As the decimation increases, the number of encoding errors decrease. The corresponding matching threshold values for the decimation band comparators ($m_1 = 4$ channel) are given in Table 5. It is important to note in this example that the performance of the decimation band is a reflection on how well the crossing points are lined up across each channel. Lining up these transition points more accurately can further reduce the required decimation width.

Appendix B is the MATLAB m-file code written to simulate the SNS to decimal ROM (see Figure 3). The ASCII data obtained from the comparator outputs is used to derive the 7-bit binary output code.
Figure 11. Steady State Transfer Function.
(Decimation Width = 25% LSB)
Figure 12. Steady State Transfer Function.

(Decimation Width = 40% LSB)
Figure 13. Number of Encoding Errors as a Function of Decimation Width.
<table>
<thead>
<tr>
<th>Comp. No.</th>
<th>( m_1 = 4 )</th>
<th>( V_i ) (volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( m_1 )</td>
<td>% of LSB</td>
<td>% of LSB</td>
</tr>
<tr>
<td>1</td>
<td>5.526</td>
<td>5.527</td>
</tr>
<tr>
<td>2</td>
<td>5.700</td>
<td>5.693</td>
</tr>
<tr>
<td>3</td>
<td>5.706</td>
<td>5.713</td>
</tr>
<tr>
<td>4</td>
<td>5.911</td>
<td>5.904</td>
</tr>
<tr>
<td>5</td>
<td>5.917</td>
<td>5.924</td>
</tr>
</tbody>
</table>

Table 5. Decimation Band Comparator Threshold Voltages (BJT).
IV. VLSI ARCHITECTURE

Figure 14 shows an optimum SNS 9-bit folding ADC that is being investigated in a VLSI architecture [Ref. 15]. The three channels consist of $m_1 = 7$, $m_2 = 8$ and $m_3 = 11$. The output from each channel is quantized with $m_i - 1$ comparators. In order to resolve the encoded input analog voltage the comparator outputs must be recombined through a programmable logic array (PLA). This chapter will investigate the basic comparator, latch, parity circuit, output latch circuit and PLA subsystem design and how they work together to eliminate encoding errors.

![Block Diagram of the 9-Bit SNS Folding ADC](image)

Figure 14. Block Diagram of the 9-Bit SNS Folding ADC.
A. COMPARATOR CIRCUIT

The comparator circuit is designed to turn ON when the folded waveform reaches a particular threshold voltage. Figure 15 shows the basic comparator circuit used. The circuit is composed of a CMOS differential amplifier, M1 and M2. The folded waveform input is applied to the gate of M1, while a threshold voltage \( V_t \) is applied to the gate of M2. Transistors M5 is a current source and provides proper biasing to the differential amplifier. Transistors M3 and M4 are active loads. The output of the differential amplifier is taken from the drain of M2 and applied to the gates of transistors M6 and M7. These two transistors form an inverter which ensures the output is compatible with CMOS logic gates. When the folded input waveform applied to the gate of M1 reaches the

![Comparator Circuit Diagram](image-url)

Figure 15. Comparator Circuit.
threshold voltage applied to the gate of M2 the comparator output goes low (0v), otherwise the output is high (+5v). The matching voltages $V_i(i)$ for the comparator thresholds in each channel are shown in Table 6.

Once the comparator is simulated correctly, the appropriate number of these comparators are connected in parallel to the modulus folding circuit. The total number of comparators required for the 9-bit ADC is 23 (each channel has $m_i - 1$ comparators). To accommodate for the elimination of encoding errors, $2m_i$ comparators are used for the

<table>
<thead>
<tr>
<th>Comparator Number</th>
<th>$V_i$ (volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$m_1 = 7$</td>
</tr>
<tr>
<td>1</td>
<td>2.5300</td>
</tr>
<tr>
<td>2</td>
<td>2.2154</td>
</tr>
<tr>
<td>3</td>
<td>1.9085</td>
</tr>
<tr>
<td>4</td>
<td>1.6200</td>
</tr>
<tr>
<td>5</td>
<td>1.2947</td>
</tr>
<tr>
<td>6</td>
<td>0.9878</td>
</tr>
<tr>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>-</td>
</tr>
<tr>
<td>9</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 6. Comparator Threshold Voltages (VLSI).
channel with the smallest modulus. For the 9-bit ADC, \( 2m_1 = 14 \) comparators are required (see Figure 14). The corresponding matching threshold voltages for the decimation band comparators \( (m_1 = 7 \) channel) are given in Table 7. Note that the threshold voltages listed in Table 6 and 7 are for an ideal folding output waveform.

<table>
<thead>
<tr>
<th>Comparator No.</th>
<th>( V_i ) (volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5% LSB</td>
</tr>
<tr>
<td>1</td>
<td>2.8200</td>
</tr>
<tr>
<td>2</td>
<td>2.5600</td>
</tr>
<tr>
<td>3</td>
<td>2.5200</td>
</tr>
<tr>
<td>4</td>
<td>2.2500</td>
</tr>
<tr>
<td>5</td>
<td>2.2000</td>
</tr>
<tr>
<td>6</td>
<td>1.9300</td>
</tr>
<tr>
<td>7</td>
<td>1.8900</td>
</tr>
<tr>
<td>8</td>
<td>1.6400</td>
</tr>
<tr>
<td>9</td>
<td>1.5900</td>
</tr>
<tr>
<td>10</td>
<td>1.3300</td>
</tr>
<tr>
<td>11</td>
<td>1.2700</td>
</tr>
<tr>
<td>12</td>
<td>1.0200</td>
</tr>
<tr>
<td>13</td>
<td>0.9800</td>
</tr>
<tr>
<td>14</td>
<td>0.7000</td>
</tr>
</tbody>
</table>

Table 7. Decimation Band Comparator Threshold Voltages (VLSI).
B. LATCH CIRCUIT

The original design of the latch circuit is shown in Figure 16 [Ref. 4]. This simple circuit consisted of a transmission gate followed by a capacitor to serve as the latch circuit prior to the modulus PLAs. Though this circuit performed well in simulation it is found to be unsatisfactory in the VLSI design due to the size of the capacitor (5nF). The real estate required for this size of capacitor would be upwards of 1 mm$^2$.

![Figure 16. Original Sample and Hold Circuit.](image)

Figure 17 shows the new design of the latch circuit used at the output of the comparators. By cascading a transmission gate with an inverter the tristate inverter is constructed, transistors M1 through M4 and M7 through M10. Transistors M5 and M6 form the buffering input inverter. The latch circuit is controlled by two non-overlapping
Figure 17. Latch Circuit.

clocks, CLK and \( \overline{CLK} \). When \( CLK = 1 \) and \( \overline{CLK} = 0 \), the input signal is coupled through the first tristate inverter (M1 through M4) into the buffer input inverter (M5 and M6) and the output of the latch is identical to the input signal. The second tristate inverter (M7 through M10) is in a tristate condition (the output is not driven by the input). However, when \( CLK = 0 \) and \( \overline{CLK} = 1 \), the first tristate inverter is in the tristate condition and the
input signal is blocked from the buffer inverter. The second tristate inverter is now coupled to the input of the buffer inverter which allows the output of the latch to remain in its previous state until another sample has been taken.

These latches are connected to the comparator circuits discussed in the previous section. The composition of the comparator and latch circuit for each modulus is referred to as the comparator group.

C. PARITY CIRCUIT

The comparator threshold voltages for the smallest channel are set to place a small decimation band around each transition point where the folding waveform crosses the threshold level (see Figure 10.). A parity circuit is used to determine if the input folding waveform falls within one of these bands. If so, the number of comparators in the ON state is even and the parity circuit will discard that sample.

Figure 18 shows the symbolic layout of an even-parity circuit. That is, the output will be 1 if an even number of inputs are 1. The circuit is made up of a number of 2-input Exclusive OR (XOR) gates connected in a tree-like structure with $N$-inputs and a single output. Figure 19 shows a 2-input XOR gate CMOS circuit used to construct the even-parity circuit [Ref. 16]. Transistors M1 and M2, M3 and M4 form an inverter while transistors M5 and M6 form a transmission gate. When the A input is high, the output of the first inverter (M1 and M2) is low. The transmission gate (M5 and M6) is disabled and the second inverter (M3 and M4) is enabled with the compliment of B input as the output. When the A input is low, the output of the first inverter is high, the second inverter is
disabled and the transmission gate is enabled. The B input will be passed to the output. The truth table for a 2-input XOR function and the even-parity circuit is shown in Table 8 and Table 9 respectively. Note that the inputs to Table 9 represents the thermometer format outputs of modulus 7 comparator group.

Figure 18. Symbolic Layout of Even-Parity Circuit.
Figure 19. 2-Input XOR CMOS Gate Circuit.

<table>
<thead>
<tr>
<th>Input Signal</th>
<th>Output Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 8. Truth Table for 2-Input XOR Function.
Table 9. Truth Table for Even-Parity Circuit.
D. OUTPUT LATCH CIRCUIT

In order for the parity circuit to hold or discard a particular input sample, an output latch circuit is designed using D flip-flops. Figure 20 shows the symbolic layout and Figure 21 is the CMOS equivalent circuit. Two non-overlapping control signals are required to properly clock the circuit. The even-parity circuit provides both control signals. First, the output of the parity circuit is passed through a buffer to create the S control signal. The output of the parity circuit is also routed through an inverter to form the $\overline{S}$ control signal. This ensures that both control signals (S and $\overline{S}$) are delayed the same amount.

Transistors M1 and M2, M3 and M4 form a pair of transmission gates while transistors M5 and M6, M7 and M8 create a pair of inverters. The S control signal is applied to the gates of M1 and M4 and the $\overline{S}$ control signal is applied to the gates of M2 and M3. The input signal is applied to the first transmission gate (M1 and M2) while the output is taken from the second inverter (M7 and M8). When $S = 1$ and $\overline{S} = 0$ (input signal is inside the decimation band) the input is decoupled from the first transmission gate and the output Q remains at its previous value. When $S = 0$ and $\overline{S} = 1$ (input signal is outside the decimation band) the first transmission gate is enabled and the input is passed to the output Q. The second transmission gate (M3 and M4) is disabled. Table 10 summarizes the overall behavior of the D flip-flop circuit.
E. PLA SUBSYSTEM

Upon successful design of the comparator and latch circuits, the final circuit to design is the PLA subsystem which is composed of a group of modulus PLAs and the final PLA. The modulus PLA transforms the comparator group output (thermometer format) values into a binary format. Table 11, 12 and 13 relates the output of the comparator groups to the output of the modulus PLA for $m_1 = 7$, $m_2 = 8$ and $m_3 = 11$ respectively. The output of the modulus PLAs represent the SNS value of the input signal applied to
Figure 21. D Flip-Flop CMOS Circuit.

the overall analog-to-digital converter. Using the U.C. Berkeley CAD tool, MPLA, the PLA subsystem can be generated by specifying the inputs and output vectors in a file and then running MPLA. Appendix C is the MPLA input file code for the generation of modulus 7, 8 and 11 PLAs.

The second function of the PLA subsystem is to take the combined modulus PLA outputs for $m_1 = 7$, $m_2 = 8$ and $m_3 = 11$ and translate them into a straight binary output. The SNS binary output of each modulus PLA represents the total number of comparators that are ON at any given time. Table 14 relates the combined modulus PLAs (in decimal code) in SNS format to the straight binary format (in decimal code). Note that this table is only a partial listing of the entire 616 possible combinations. The total number of inputs into the final PLA is ten, thus providing $2^{10} = 1024$ possible output combinations.

45
<table>
<thead>
<tr>
<th>Input Signal D</th>
<th>Parity State S</th>
<th>Parity State $\bar{S}$</th>
<th>Transmission Gate 1</th>
<th>Transmission Gate 2</th>
<th>D Flip-Flop Output Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Enabled</td>
<td>Disabled</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Enabled</td>
<td>Disabled</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Disabled</td>
<td>Enabled</td>
<td>Q</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Disabled</td>
<td>Enabled</td>
<td>Q</td>
</tr>
</tbody>
</table>

Table 10. Overall Behavior of D Flip-Flop Circuit.

<table>
<thead>
<tr>
<th>Comparator Group, Outputs</th>
<th>Mod 7 PLA Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_6$</td>
<td>$C_5$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 11. Truth Table for Modulus 7 PLA.
However, the dynamic range for this 9-bit SNS folding ADC is 616, given by equation (2), and therefore the entire dynamic range has been easily covered. Appendix D is the MATLAB m-file code which generates the truth table for the final PLA [Ref. 7]. The truth table is used in the Mpla input file for the generation of the final PLA. Appendix E contains the MPLA input file for the final PLA.

<table>
<thead>
<tr>
<th>Comparator Group Outputs</th>
<th>Mod 8 PLA Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>C₅, C₆, C₄, C₃, C₂, C₁</td>
<td>Y₃, Y₂, Y₁</td>
</tr>
<tr>
<td>0 0 0 0 0 0</td>
<td>0 0 0</td>
</tr>
<tr>
<td>0 0 0 0 0 1</td>
<td>0 0 1</td>
</tr>
<tr>
<td>0 0 0 0 1 1</td>
<td>0 1 0</td>
</tr>
<tr>
<td>0 0 0 1 1 1</td>
<td>0 1 1</td>
</tr>
<tr>
<td>0 0 1 1 1 1</td>
<td>1 0 0</td>
</tr>
<tr>
<td>0 1 1 1 1 1</td>
<td>1 0 1</td>
</tr>
<tr>
<td>1 1 1 1 1 1</td>
<td>1 1 0</td>
</tr>
</tbody>
</table>

Table 12. Truth Table for Modulus 8 PLA.
<table>
<thead>
<tr>
<th>Comparator Group₁₁ Outputs</th>
<th>Mod 11 PLA Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>C₁₀</td>
<td>C₉</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 13. Truth Table for Modulus 11 PLA.
<table>
<thead>
<tr>
<th>MOD 7</th>
<th>MOD 8</th>
<th>MOD 11</th>
<th>FINAL PLA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>5</td>
<td>7</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>9</td>
<td>12</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>8</td>
<td>13</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>7</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>6</td>
<td>15</td>
</tr>
</tbody>
</table>

Table 14. Truth Table for Final PLA (Partial Listing).
V. VLSI IMPLEMENTATION

Once the various circuits are defined for the three channels $m_1=7$, $m_2=8$ and $m_3=11$ in Chapter IV, the VLSI layout is accomplished using the Magic CAD tool. The design rule checker (DRC) of Magic for the $2\mu$ CMOS N-well technology is used to verify correct layout of the circuits. The discussion of the layout of the circuits follows the same outline in Chapter IV. Each individual circuit is examined and then the three separate moduli channels are shown. Finally, the three channels are brought together with the PLA subsystem, parity circuit and the output latch circuit. Figure 22 illustrates the block diagram of the CMOS implementation. An example nFET CMOS transistor is shown in Figure 23. Basic transistor features, gate length and width, dimension and CMOS layer representation are labeled.

Two metal layers are used in the design. The minimum size width for the power and ground conductors are chosen such that the current density of the particular conductor will not exceed the current limit for either metal layers. A current limit of 0.6 millamps per micron of width for metal one and 1.15 millamps per micron of width for metal two is used. Exceeding the current limit can cause electromigration which will eventually cause an opening in the metal conductors. Another consideration in determining the minimum size width for the power and ground conductors is the voltage drop from the power and ground input pads to the circuit. That is, in order for the circuit to operate properly it must receive the correct voltage. However, the voltage drops are calculated and determined to be insignificant due to the very short distant from the input.
pads to the circuit. Substrate contacts are used extensively throughout the layout in order to ensure that the substrate-well junction remained reverse biased, therefore preventing latch-up. Unlike the analog preprocessing circuits, the transistors in the following circuits are small and there are no resistors or capacitors in the circuits.
Figure 23. Example CMOS Transistor Layout.
A. COMPARATOR CIRCUIT

The layout of the comparator circuit consists of eight transistors. The creation of a basic cell incorporating all the transistors in the comparator circuit is accomplished using the Magic CAD tool. Then this basic cell is copied as necessary to obtain the proper number of comparators in each of the three moduli. Once this has been done, $V_{in}$, $V_{bias}$, $V_{dd}$, $V_{ss}$ and GND are interconnected to each comparator circuit. Finally, a separate lead is connected to the gate of M2 of each comparator circuit for the threshold voltage $V_t$ to be applied. Figure 24 shows the CMOS implementation of a single comparator circuit. The labeling of the transistors matches that of Figure 15. Figure 25 represents the CMOS implementation of the modulus 8 comparator circuit. Note the seven single comparator circuits connected in parallel.

B. LATCH CIRCUIT

The CMOS implementation of the latch circuit described in Chapter IV is shown in Figure 26. Component labeling coincides with that present in Figure 17. The layout consists of ten transistors. The input is connected to the gates of M1 and M4. The control signal $CLK$ is connected to the gates of M2 and M9, whereas CLK is connected to the gates of M3 and M8. The output is taken from the drain of M6. Once the basic latch cell has been completed, the cell is copied as necessary to obtain the proper number for each moduli. Then $V_{dd}$, GND, CLK and $\overline{CLK}$ lines are interconnected to each latch cell. Finally, the comparator circuit described in the previous section is added by using the Magic command :getcell. Figure 27 represents the CMOS implementation of modulus 8.
Figure 24. CMOS Implementation of Comparator Circuit.
Figure 25. CMOS Implementation of Modulus 8 Comparators.
comparator group. Note how the output of each separate comparator circuit feeds directly into the input of the latch circuit. Also note that there are seven \((m_i - 1)\) comparators and latches.

Figure 26. CMOS Implementation of Latch Circuit.
Figure 27. CMOS Implementation of Comparator Group 8.
C. PARITY CIRCUIT

The layout of the parity circuit consist of 13 2-input XOR gates and one inverter. Each XOR gate contains six transistors and the inverter has two transistors. Figure 28 is the CMOS implementation of the 2-input XOR gate and inverter. The labeling matches that present in Figure 19 for the XOR gate. The first input is connected to the gates of M1, M2, M5 and the source of M3. The second input is connected to the sources of M5 and M6 and the gates of M3 and M4. Source voltage (V_{dd}) is connected to the source of M1 and ground (GND) is connected to the source of M2. The output is taken from the drains of M5 and M6. Once the basic XOR gate cell has been created, it is copied 13 times and layed out in a tree-like structure. Finally, the output of the last XOR gate is passed through an inverter. Figure 29 shows the completed layout of the parity circuit which resembles the symbolic layout of Figure 23. Note that all V_{dd} and GND lines are interconnected.

D. OUTPUT LATCH CIRCUIT

Implementing the sample and hold circuit is accomplished in a similar manner as the latch circuit. Figure 30 represents the CMOS implementation of the D flip-flop discussed in Chapter IV. Again, the labeling coincides with that of Figure 26. The layout consist of eight transistors, four configured as a pair of inverters and four configured as a pair of transmission gates. The input is applied to the source of M1 and M2 and the output is taken from the source of M3 and M4. The control signal S is applied to the gates of M1 and M4, and \overline{S} is applied to the gates of M2 and M3. Source voltage V_{dd} is
Figure 28. CMOS Implementation of 2-Input XOR Gate.
Figure 29. CMOS Implementation of Even-Parity Circuit.
Figure 30. CMOS Implementation of D Flip-Flop Circuit.
connected to the source of M5 and M7 and ground GND is connected to the drains of M6 and M8.

E. PLA SUBSYSTEM

The layout of the PLA subsystem is straight forward using the U.C. Berkeley CAD tool, MPLA. Appendix C part A, B and C is the MPLA input file for the generation of modulus 7, 8 and 11 PLAs respectively. The format of the MPLA file consist of comments (lines beginning with '#') and controlling information (lines beginning with '.'). The controlling information given is the inputs (.i <number of inputs>), outputs (.o <number of outputs>), and product terms (.p <number of product terms>). Then, what follows is the truth table of the desired PLA. The end of the MPLA file is indicated with .e. The parameters .i lb indicate the input labels will be on the left-bottom AND plane and .o rb indicate the output labels will be on the right-bottom OR plane. Figure 31, 32 and 33 is the CMOS implementation of the modulus 7, 8 and 11 PLAs respectively. The inputs are labeled $X_1, ... X_i$ and the outputs are labeled $Y_1, ... Y_i$. Note the inputs are applied to the AND logic plane on the left side and the outputs are taken from the OR logic plane on the right side of the PLA. Also note the increasing size of the PLAs from modulus 7 to modulus 11. That is, the larger the truth table (Tables 11, 12, 13) the larger is the PLA generated. Figure 34 is the CMOS implementation of the final PLA Even though it is hard to denote, the inputs ($X_{10}, ... X_i$) are applied to the AND logic plane on the left side and the outputs ($Y_9, ... Y_i$) are taken from the OR logic plane on the right side of the PLA. Note the tremendous size difference between the final PLA and modulus 11 PLA. That is,
Figure 31. CMOS Implementation of Modulus 7 PLA.
Figure 32. CMOS Implementation of Modulus 8 PLA.
Figure 33. CMOS Implementation of Modulus 11 PLA.
Figure 34. CMOS Implementation of Final PLA.
the truth table of the final PLA consist of 616 entries whereas modulus 11 has only 11 entries. Appendix D is the MATLAB m-file code to generate the truth table for the final PLA [Ref. 7]. Appendix E is the MPLA input file for the final PLA [Ref. 7].

F. SYSTEM DESIGN

Implementing the circuits discussed in the previous sections into the system design of the ADC is accomplished in a hierarchical layered manner. First, the comparator group is loaded in a Magic cell. Then the associated modulus PLAs, parity circuit, output latch circuit and the final PLA are added by using the Magic command :getcell. Figure 35 is the floor plan for the layout of all three channels and the final PLA. The major goal in the layout is the minimization of the chip area. Figure 36 is the CMOS implementation of the floor plan. Note the similarities to the block diagram of Figure 27. A common source voltage $V_{dd}$ and $V_{ss}$ and ground GND interconnect are used with taps taken off to each of the circuits. Also, a common control line for CLK and $\overline{CLK}$ are used with taps taken off where necessary. Note the output of the parity circuit is jointly passed through a buffer and an inverter to ensure proper timing and phase relationship for the control signals, $S$ and $\overline{S}$ used in the output latch circuit. The overall size of the CMOS layout is 6.513mm by 1.254mm.
Figure 35. Floor Plan of VLSI Architecture.
Figure 36. CMOS Implementation of Floor Plan.
VI. SIMULATIONS

Simulations are conducted of each circuit in order to verify proper implementation of the circuit in CMOS, as well as to compare the CMOS results to the previous BJT architecture research. After the CMOS VLSI layout is complete for each circuit, it is extracted and simulated prior to proceeding to the next level of integration. Finally, simulations are completed on the entire SNS 9-bit folding ADC. Both DC and transient analysis of the circuits are investigated along with power estimation.

A. CIRCUIT SIMULATION METHODOLOGY

A repetitive method is used for simulating the layout of each circuit design. A simulation flow chart is shown in Figure 37. Once the layout is complete for each circuit, the inputs, outputs, power, ground and any control signals must be labeled. The extraction style for Magic is verified and set to 1.0 (\( \lambda = 1.0 \)). This results in a unit in Magic corresponding to 1 micron. This is important for the extraction process which bases the size on the layout area in Magic. That is, if a transistor is laid out in Magic with gate size of 4\( \mu \) by 2\( \mu \) then the extraction of that transistor must be the same. Once the extraction style is set, the layout is extracted using the Magic command :extract. This produces a .ext file corresponding to the layout.

Upon successful extraction of the layout, either the program ext2spice or ext2sim is invoked. The program ext2spice is used to convert the .ext file to the .spice file used by HSPICE. The new .spice file contains transistor instantiations and any internodal coupling and substrate capacitance. Appendix F part A is an example .spice file of the
Figure 37. Simulation Flow Chart.
comparator group for modulus 8. Note that the file is not ready for simulation. The model parameters for the transistors must be added along with the source voltages $V_{dd}$ and $V_{ss}$, control signals $CLK$ and $\overline{CLK}$, threshold voltages $V_t$, and simulation options.

Appendix F part B is the modified .spice file ready for simulation using HSPICE. Note the .probe statement at the end of the file which stores the simulation results in a graph data file (binary format) to be used by the Graphical Simulator (GSI). Also note the .print statement which prints numeric analysis results (ASCII format) to the screen, or the results can be directed to a data file. HSPICE is invoked from the unix command prompt with one of the following commands:

   % hspice demo.sp -m 3000000 or

   % hspice demo.sp -m 3000000 > tmpdata &.

The first method, the user invokes HSPICE with an input file demo.sp. The size of the user work area (swap space) in memory (3000000) is set by using -m switch. This is necessary when the input file contains a large number of transistors and HSPICE requires more working memory than the default setting (250000). One graph data file is created for each type of analysis specified in the input netlist file. For example, .tr# for a transient analysis, .sw# for a DC sweep, and .ac# for an AC sweep. Using GSI the simulation results can be verified for proper functional operation. [Ref. 12]

The second method, the input file (demo.sp) is invoked with increased memory and the output results (ASCII format) is directed to the file tmpdata. The job is executed in the background (&) so the screen and keyboard can still be used. This method is best
used when the *print* statement is used in the input netlist file. The numeric analysis results can then be modified into a MATLAB m-file and the results analyzed using MATLAB. The status of the simulation run can be verified by examining the .st0 file. If the results of the simulation are not satisfactory, the layout is modified, extracted and simulated using the desired method above until a satisfactory run is obtained.

The program *ext2sim* is used to convert the .ext file into a .sim file. Once the file has been converted to a .sim file, *esim* is invoked from the unix command prompt with the following call: % *esim* <filename.sim>. Again the results are analyzed and if they are not satisfactory the method is repeated.

**B. COMPARATOR GROUP DC ANALYSIS**

Simulation of the comparator group is accomplished using the method described in the previous section. The comparator group is extracted and an executable spice file is created. A DC analysis of the circuit is performed by applying a piecewise linear voltage \( V_{in} \) to the input of the comparator groups. The threshold voltage \( V_t \) for each comparator circuit are taken from Table 6. The control signals, CLK and CLK sample at a 10KHz rate. The steady state ideal folding waveform and comparator group outputs from each channel are shown in Figure 38, 39 and 40, and 41 and 42 for \( m_1=7, m_2=8 \) and \( m_3=11 \) respectively. This yields simulation results that exercises all of the comparator groups, yet falls short of the entire dynamic range of the SNS 9-bit folding ADC. However, the time required to cover the entire dynamic range would be in excess of a week for each moduli. Also, the entire dynamic range of the folding circuit for each moduli has been exercised in...
Figure 38. Folding Waveform and Comparator Outputs for $m_1 = 7$. 

75
Figure 39. Folding Waveform and Comparator Outputs for $m_2 = 8$.

(Comparators 1 - 4)
Figure 40. Folding Waveform and Comparator Outputs for $m_2 = 8$.

(Comparators 5 - 7)
Figure 41. Folding Waveform and Comparator Outputs for $m_3 = 11$.

(Comparators 1 - 5)
Figure 42. Folding Waveform and Comparator Outputs for $m_3 = 11$.

(Comparators 6 - 10)
previous research [Ref. 15]. The comparator group for each channel generated the proper waveform. Part A of Appendix G is the MATLAB m-file that contains the data derived from the simulation of channel 11. Note, however, only a small portion of the data is present due to the very large size of the data file. Part B of Appendix G is the MATLAB code written to plot the folding waveform and each of comparator group 11 output waveforms.

C. PARITY CIRCUIT ANALYSIS

Simulation of the parity circuit is accomplished in two phases. First, the 2-input XOR gate and inverter CMOS implementation shown in Figure 28 is extracted and the .ext file is converted to a .sim file. Then, esim is invoked and a simple simulation is conducted to ensure the proper operation of the 2-input XOR gate and inverter prior to connecting all 13 XOR gates in a tree-like structure to create the even-parity circuit. Part A of Appendix H contains the esim test code and results of the 2-input XOR gate. Note the results match that of Table 8. Part B of Appendix H contains the esim test code and results for a basic inverter cell.

Upon satisfactory results of a single 2-input XOR gate and inverter, the entire even-parity circuit shown in Figure 29 is extracted and the .ext file is converted to a .sim file. Part C of Appendix H contains the esim test code and results for the even-parity circuit. Again note the results match the truth table shown in Table 9. Also note that only the thermometer format output of modulus 7 comparators are exercised as the input to the parity circuit.
D. OUTPUT LATCH CIRCUIT TRANSIENT ANALYSIS

After successful extraction of the D flip-flop shown in Figure 30, an executable spice file is created. The input signal is selected to be a square waveform ranging from 0.0 to 5.0 volts representing the output of the final PLA. The source voltage $V_{dd}$ is 5.0 volts. The control signals, $S$ and $\overline{S}$, are square waveforms ranging from 0.0 to 5.0 volts and 180° degrees out of phase. The frequency of the control signal is set by the parity circuit. Figure 43 shows the output (Q) of the sample and hold circuit with input signals (D) and control signals (S and $\overline{S}$). Note when the control signal (S) is low, the output (Q) is a mirror image of the input (D). Also when control signal (S) is high, the output (Q) is latched at the last value of the output (Q). Comparing the results shown in Figure 43 to Table 10 indicates that the circuit operates correctly.

E. PLA SUBSYSTEM ANALYSIS

Finally, the last circuit to be simulated individually is the PLA subsystem. Simulation of the PLA subsystem is straight forward by using esim. After the extraction of the PLAs shown in Figure 31, 32, 33 and 34, the .ext files are converted to .sim files. Then esim is invoked and a simulation is conducted on each separate PLA. The esim test code and results are documented in Appendix I part A, B and C for modulus 7, 8 and 11 PLAs respectively. Appendix J contains the esim test code and results for the final PLA. Note the results match the truth tables shown in Chapter IV for each separate PLA.
Figure 43. Output of Latch Circuit.
F. ANALYSIS OF DECIMATION OF ENCODING ERRORS

Analysis of the decimation of encoding errors is accomplished using $2m_i$ comparators for the channel with the smallest modulus. For the 9-bit SNS ADC, $2m_i = 14$ comparators are required. The comparators are positioned to place a small decimation band around each transition point where the folding waveforms cross the threshold levels. The comparator group for modulus 7 is extracted and an executable spice file is created. A transient analysis of the circuit is performed by applying a piecewise linear waveform $V_{in}$ to the input of the comparator group. This ideal folding waveform represents the folded waveform output of the modulus folding circuits described in [Ref.15]. The threshold voltage $V_t(i)$ for each comparator circuit are taken from Table 7, depending on the percent of decimation band desired. The control signals, CLK and $\overline{CLK}$ sample at a 10KHz rate. To quantify the effectiveness of the decimation band in eliminating the encoding errors, the width is varied from 0% of the LSB code width (no decimation) to 15% of the LSB code width. Figure 44 shows the steady state transfer function of the SNS ADC with no decimation. Figure 45, 46, and 47 shows the transfer function for a decimation width equal to 5%, 10% and 15% of the LSB code width respectively. Note the reduction in the number of errors from Figure 44. Also note that in Figure 47 the encoding errors are all removed. The performance of the decimation band is summarized in Figure 48. As the decimation width increases, the number of encoding errors decreases. It is important to note in this simulation that the decimation band performance is a reflection on how well the crossing points are lined up across each channel. Also, note that the simulation results
Figure 44. Steady State Transfer Function for Ideal SNS ADC.
(Decimation Width = 0% of LSB)
Figure 45. Steady State Transfer Function for Ideal SNS ADC.

(Decimation Width = 5% of LSB)
Figure 46. Steady State Transfer Function for Ideal SNS ADC. 
(Decimation Width = 10% of LSB)
Figure 47. Steady State Transfer Function for Ideal SNS ADC.

(Decimation Width = 15% of LSB)
Figure 48. Number of Encoding Errors as a Function of Decimation Width.
are based on an ideal folding waveform as the input to the comparator groups.

Finally, the analysis of the decimation of encoding errors utilizing the optimum SNS preprocessing architecture is examined. The folding circuit and comparator group for each moduli is extracted and an executable spice file is created. A transient analysis of the circuit is performed by applying a linear ramp $V_{in}$ of 0.0 to 3.0 volts to the input of the folding circuit (see Figure 3). The threshold voltage $V_t$ for each comparator circuit are taken from Table 6 and Table 7. The control signals remain the same as in the previous simulation. Due to the long simulation time required of HSPICE to analyze both analog and digital circuits simultaneously, only a decimation width equal to 20% of the LSB is examined. Figure 49 shows the steady state transfer function of the actual SNS ADC with no decimation. Figure 50 shows the transfer function for a decimation width equal to 20% of the LSB code width. Note the reduction in the number of errors from Figure 49. Again, it is important to note in this simulation that the decimation band performance is a reflection on how well the crossing points are lined up across each channel and how well the folding waveform is constructed. Part A of Appendix K is the MATLAB m-file code written to simulate the modulus PLAs and the final PLA. Note that this m-file code contains only a partial listing of the 616 possible output combinations.

G. ADC LINEARITY ERRORS

Linearity errors occur in an ADC when the actual transfer function deviates from the ideal transfer function. Due to the width of the decimation band, linearity errors are introduced. Figure 51 compares the transfer function of the ideal 9-bit ADC with the
Figure 49. Steady State Transfer Function for Actual SNS ADC.
(Decimation Width = 0% of LSB)
Figure 50. Steady State Transfer Function for Actual SNS ADC.

(Decimation Width = 20% of LSB)
transfer function of the actual 9-bit SNS ADC that has linearity errors. By measuring the maximum width of this linearity error throughout the dynamic range, the linearity error can be expressed as a percentage of the LSB. In this example, with the decimation band equal to 15% of the LSB, the linearity error is calculated to be 1.1% of the LSB. However, note that this result is a function of the sampling rate. An increase sampling rate would decrease the linearity error. Part B of Appendix K is the MATLAB m-file code written to compare the actual and ideal folding ADC transfer curve.

H. POWER ESTIMATION

HSPICE can compute the maximum and average power dissipated or stored in a circuit. The .measure statement (found at the end of the .spice file) prints user-defined electrical specifications of a circuit in the .mt# file. The format used in this application is given below:

```
.meas avg_power avg power
.meas max_power max power
```

The first statement invokes HSPICE to measure the average power (avg_power) and report the results in the .mt# file under the output variable name avg power. The second statement invokes HSPICE to measure the maximum power of the circuit and report the results in the .mt# file under the output variable name max power. Table 15 tabulates the results of the average and maximum power consumption for each circuit discussed in this thesis.
Figure 51. Linearity Error.
<table>
<thead>
<tr>
<th>Circuit</th>
<th>Average Power Consumed</th>
<th>Maximum Power Consumed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Comp. Group 7</td>
<td>16.82 mW</td>
<td>19.61 mW</td>
</tr>
<tr>
<td>Comp. Group 8</td>
<td>7.35 mW</td>
<td>8.76 mW</td>
</tr>
<tr>
<td>Comp. Group 11</td>
<td>13.57 mW</td>
<td>15.66 mW</td>
</tr>
<tr>
<td>Parity Circuit</td>
<td>166.06 µW</td>
<td>7.40 mW</td>
</tr>
<tr>
<td>Sample and Hold Circuit</td>
<td>8.42 µW</td>
<td>2.51 mW</td>
</tr>
<tr>
<td>Mod. 7 PLA</td>
<td>2.05 mW</td>
<td>10.07 mW</td>
</tr>
<tr>
<td>Mod. 8 PLA</td>
<td>2.45 mW</td>
<td>12.15 mW</td>
</tr>
<tr>
<td>Mod. 11 PLA</td>
<td>3.25 mW</td>
<td>17.71 mW</td>
</tr>
<tr>
<td>Final PLA</td>
<td>145.20 mW</td>
<td>276.00 mW</td>
</tr>
<tr>
<td>Digital Total</td>
<td>190.86 mW</td>
<td>369.87 mW</td>
</tr>
<tr>
<td>Folding Circuit (from [Ref. 15])</td>
<td>11.25 W</td>
<td>17.40 W</td>
</tr>
<tr>
<td>Total ADC</td>
<td>11.44 W</td>
<td>17.76 W</td>
</tr>
</tbody>
</table>

Table 15. Average and Maximum Power Consumption.
VII. FABRICATION

A. SNS 9-BIT FOLDING ADC VLSI ASIC

Originally, this thesis envisioned fabricating an entire SNS 9-bit folding ADC based on the original design in Figure 2. A CMOS VLSI layout is produced consisting of both the SNS analog preprocessing architecture utilizing modulus 7, 8 and 11 [Ref. 15] and the digital architecture discussed in Chapter V. Figure 52 is the floor plan used for this layout and Figure 53 is the CMOS implementation. The final size of the CMOS VLSI design will fit on a small chip size of 4.6mm by 6.8mm.

Prior to the chip being submitted for fabrication by MOSIS using the ORBIT 2μ CMOS N-well process it was determined that fabricating the entire SNS 9-bit folding ADC would not be economically feasible without further testing and research. The VLSI SNS analog preprocessing folding circuit was evaluated and simulated in earlier research [Ref. 15]. Further research will document the test results of both the SNS folding circuit VLSI ASIC and the SNS digital VLSI ASIC.

B. DIGITAL CIRCUIT VLSIASIC

Since the entire SNS 9-bit folding ADC will not be fabricated, a CMOS VLSI layout based only on the SNS digital architecture is presented. In order to fabricate all three channels, two tiny chip with dimensions of 2.22mm by 2.25mm is used. Using a chip of this size will eliminate the fabrication of the final large PLA (see Figure 52). This is not a problem since the operation of PLAs are straight forward using MPLA and test results
Figure 52. CMOS VLSI Architecture Floor Plan.
Figure 53. CMOS Implementation of Floor Plan.
obtained were satisfactory. One chip will consist of modulus 8 and 11 comparator groups and PLAs. The second chip will house the modulus 7 comparator group \((m_i - 1)\) and corresponding PLA and modulus 7 \((2m_i)\), corresponding PLA and the parity circuit. Both chips will have a common interconnect provided between the individual circuits for \(V_{dd}\), \(V_{ss}\), CLK, \(\overline{CLK}\), \(V_{bias}\) and GND for each channel. Each channel will have their own \(V_{in}\) (with the exception of chip two which will have a common input line) and the proper number of outputs are taken from the modulus PLAs. Also the appropriate number of lines for the threshold voltages \(V_i\) will be available for each channel. Figure 54 shows the floor plan of the first digital chip (modulus 8 and 11) and Figure 55 is the floor plan for the second digital chip (modulus 7). The actual CMOS layout fabricated are shown in Figure 56 and 57 respectively.

Both chips were checked by the design rule checker (DRC) of Magic to verify the correct layout. Also, they were extracted and simulated to ensure proper functional operation. Once the layouts were confirmed to be correct, they were submitted to MOSIS for fabrication. The ORBIT 2\(\mu\) CMOS N-well double-metal, double-poly process is used based on the digital nature of the layout and the fabrication schedule. Four chips of each design were fabricated and received from MOSIS packaged in a 40 pin dual in-line package (DIP).
Figure 54. Digital Chip 1 Floor Plan.

Figure 55. Digital Chip 2 Floor Plan.
Figure 56. CMOS Implementation of Digital Chip 1.
Figure 57. CMOS Implementation of Digital Chip 2.
VIII. CONCLUSIONS, LIMITATIONS AND RECOMMENDATIONS

A. CONCLUSIONS

This thesis examines a SNS definition that considerably extends the dynamic range of the SNS folding ADC. The major focus has been to examine the effectiveness of the decimation band in eliminating the encoding errors that occur when the folded input sample lies at one of the code transition points. This thesis also investigates the feasibility of implementing and fabricating an error detection scheme used to eliminate the encoding errors of a 2μ CMOS SNS folding ADC. All circuits in the design are successfully implemented in VLSI using the CAD tool Magic. Simulations are conducted to verify the functional operation and to confirm proper layout prior to the fabrication process. An Application Specific Integrated Chip (ASIC) has been fabricated and awaits testing to confirm the results of simulation completed.

B. LIMITATIONS

Several limitations of the design are brought forth during the course of this work. It is found that the modulus comparator circuit is extremely sensitive to the bias voltage applied to the differential amplifier (see Figure 15). An incorrect bias voltage applied to the circuit will cause the comparator to turn ON or OFF at a different threshold voltage than the desired threshold voltage. This is due to transistors M1 and M2 not operating in the saturation region. The limitation is corrected by including the ability to adjust the bias.
voltage to ensure the differential amplifier pair (M1 and M2) are operating in the saturation region.

A second limitation occurred during the implementation of the original latch circuit. Though the circuit is simple, it did not lend itself well to the VLSI implementation of a folding ADC. One of the main objectives in the current research of converters has been in the reduction of the die area. The original latch circuit performed well during simulation, however it failed during the VLSI implementation due to the enormous real estate required of the capacitor in the latch circuit. The limitation is corrected by re-designing the latch circuit utilizing a clocked D-type flip-flop. Also, the awareness of VLSI layout and implementation can further reduce problems early in the design and simulation phase of a circuit.

A third limitation consisted of the elimination of the encoding errors. Originally a clocked PLA was designed for the final PLA to convert the modulus PLA inputs to a binary format output which represents the analog input signal. However, it soon became apparent the die area would be larger than desired. Therefore, an output latch circuit consisting of \(N\)-number of D flip-flops were connected to each of the final PLA outputs. Utilizing the output of the parity circuit for the control signals, the output signal of the ADC can be controlled.

The forth limitation is the power consumption of the entire SNS 9-bit folding ADC. The digital portion of the design dissipated on the average of 191 milliwatts, whereas the folding preprocessing circuits consumed on the average of 11 watts. Though
the circuits are designed for this high power consumption, the true test will come during the actual testing of the fabricated chip.

C. RECOMMENDATIONS

Future research into the SNS folding ADCs should be concentrated in the area of improving the folding circuits and comparator groups. The research efforts in the design of the folding circuit should be concentrated in the areas of fabrication parameters, increased frequency response and lower power consumption. By improving the folding circuit, fewer encoding errors are likely to occur while recombining the moduli outputs. The research efforts in the design of the comparator circuit should be dedicated toward ensuring that the differential amplifier remains in the saturation region under all circumstances. In its present state, the design of the comparator circuit is very sensitive to the applied bias voltage. That is, the more precise the bias voltage, the better are the alignment of the transition points. Also note that the decimation band performance is a reflection on how well the transition points are lined up across each channel. Lining up these transition points more accurately can further reduce the required decimation width.

Further research should include the use of 0.8µ CMOS N-well technology as well as the use of other types of semiconductor materials. Based on favorable results from the folding circuit design [Ref. 15], the SNS analog preprocessing architecture can be coupled to this research to create a SNS 9-bit folding ADC which will have an increased dynamic range, decreased die area and power consumption.
APPENDIX A. MICROSIM'S DESIGN CENTER FILES

A. .CIR FILE

M4.cir
*C:\msim53\jeff\m4.sch
*Schematic Version 5.3 - January 1993
*Mon Sep 12 09:53:43 1994
**Analysis setup**
.DC LIN V_V60 0.0 1.600 0.0001
.OP
.LIB MOD4.lib
*From [Schematic Netlist] section of msim.ini:
.lib nom.lib
.lib dparts.lib
.lib myparts.lib
.INC "C:\MSIM53\JEFF\M4.net"
.INC "C:\MSIM53\JEFF\M4.als"
.probe/CSDF V(V-V60) VE(Q_Q116) VC(Q_Q154) VC(Q_Q156) VC(Q_Q158)

.END

B. .ALS FILE

M4.ALS

*Schematic Aliases*

.ALIASES/CSDF
R_R1 R1 (1=vc1 2=$(N_0001)

APPENDIX B. MATLAB M-FILE CODE FOR 7-BIT ADC

% plaed40.m
% Error Detection Decoding with Sampling Period = .4mv
% Decimation width is varied from 0% to 40% of LSB

clear
clg

m4ed40
m54data
m74data

start=1;
stop=max(size(Vmod4ed));

% Converting Modulus 4, 5, 7 Comparator Outputs to zeros & ones

t4ed=Vmod4ed(:,3:10)>1;
t5=Vmod5(:,3:6)>1;
t7=Vmod7(:,3:8)>1;

% Checking Parity of Modulus 4
% This is an Exclusive OR Circuit
% This is the first stage of the circuit
p1= ~(~t4ed(:,1) & ~t4ed(:,2))(t4ed(:,1) & t4ed(:,2));
p2= ~(~t4ed(:,3) & ~t4ed(:,4))(t4ed(:,3) & t4ed(:,4));
p3= ~(~t4ed(:,5) & ~t4ed(:,6))(t4ed(:,5) & t4ed(:,6));
p4= ~(~t4ed(:,7) & ~t4ed(:,8))(t4ed(:,7) & t4ed(:,8));

% This is the second stage of the circuit
p5= ~((-p1 & ~p2)|(p1 & p2));
p6= ~((-p3 & ~p4)|(p3 & p4));

% This is the final stage of the parity check circuit
Vpar= ~(~p5 & ~p6)|(p5 & p6);
% Converting Modulus 4 Thermometer Output to decimal values
mod4 = t4ed(:,3) + t4ed(:,5) + t4ed(:,7);

% Converting Modulus 5 Thermometer Output to decimal values
mod5 = t5(:,1) + t5(:,2) + t5(:,3) + t5(:,4);

% Converting Modulus 7 Thermometer Output to decimal values
mod7 = t7(:,1) + t7(:,2) + t7(:,3) + t7(:,4) + t7(:,5) + t7(:,6);

% Converting Decimal Equivalent to Digital Output
start=1;
stop=max(size(mod4));
for i=start:stop
    if (mod4(i,1)==0 & mod5(i,1)==0 & mod7(i,1)==0)
        out(i,1)=0;
    elseif (mod4(i,1)==1 & mod5(i,1)==1 & mod7(i,1)==1)
        out(i,1)=1;
    elseif (mod4(i,1)==2 & mod5(i,1)==2 & mod7(i,1)==2)
        out(i,1)=2;
    elseif (mod4(i,1)==3 & mod5(i,1)==3 & mod7(i,1)==3)
        out(i,1)=3;
    elseif (mod4(i,1)==3 & mod5(i,1)==4 & mod7(i,1)==4)
        out(i,1)=4;
    elseif (mod4(i,1)==2 & mod5(i,1)==4 & mod7(i,1)==5)
        out(i,1)=5;
    elseif (mod4(i,1)==1 & mod5(i,1)==3 & mod7(i,1)==6)
        out(i,1)=6;
    elseif (mod4(i,1)==0 & mod5(i,1)==2 & mod7(i,1)==6)
        out(i,1)=7;
    elseif (mod4(i,1)==0 & mod5(i,1)==1 & mod7(i,1)==5)
        out(i,1)=8;
    elseif (mod4(i,1)==1 & mod5(i,1)==0 & mod7(i,1)==4)
        out(i,1)=9;
    elseif (mod4(i,1)==2 & mod5(i,1)==0 & mod7(i,1)==3)
        out(i,1)=10;
    elseif (mod4(i,1)==3 & mod5(i,1)==1 & mod7(i,1)==2)
        out(i,1)=11;
    elseif (mod4(i,1)==3 & mod5(i,1)==2 & mod7(i,1)==1)
        out(i,1)=12;
    elseif (mod4(i,1)==2 & mod5(i,1)==3 & mod7(i,1)==0)
        out(i,1)=13;
    elseif (mod4(i,1)==1 & mod5(i,1)==4 & mod7(i,1)==0)
        out(i,1)=14;
    elseif (mod4(i,1)==0 & mod5(i,1)==4 & mod7(i,1)==1)
        out(i,1)=15;
end
out(i, l) = 15; 
elseif (mod4(i, l) == 0 & mod5(i, l) == 3 & mod7(i, l) == 2) 
  out(i, l) = 16; 
elseif (mod4(i, l) == 1 & mod5(i, l) == 2 & mod7(i, l) == 3) 
  out(i, l) = 17; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 1 & mod7(i, l) == 4) 
  out(i, l) = 18; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 0 & mod7(i, l) == 5) 
  out(i, l) = 19; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 0 & mod7(i, l) == 6) 
  out(i, l) = 20; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 1 & mod7(i, l) == 6) 
  out(i, l) = 21; 
elseif (mod4(i, l) == 1 & mod5(i, l) == 2 & mod7(i, l) == 5) 
  out(i, l) = 22; 
elseif (mod4(i, l) == 0 & mod5(i, l) == 3 & mod7(i, l) == 4) 
  out(i, l) = 23; 
elseif (mod4(i, l) == 0 & mod5(i, l) == 4 & mod7(i, l) == 3) 
  out(i, l) = 24; 
elseif (mod4(i, l) == 1 & mod5(i, l) == 4 & mod7(i, l) == 2) 
  out(i, l) = 25; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 3 & mod7(i, l) == 1) 
  out(i, l) = 26; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 2 & mod7(i, l) == 0) 
  out(i, l) = 27; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 1 & mod7(i, l) == 0) 
  out(i, l) = 28; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 0 & mod7(i, l) == 1) 
  out(i, l) = 29; 
elseif (mod4(i, l) == 1 & mod5(i, l) == 0 & mod7(i, l) == 2) 
  out(i, l) = 30; 
elseif (mod4(i, l) == 0 & mod5(i, l) == 1 & mod7(i, l) == 3) 
  out(i, l) = 31; 
elseif (mod4(i, l) == 0 & mod5(i, l) == 2 & mod7(i, l) == 4) 
  out(i, l) = 32; 
elseif (mod4(i, l) == 1 & mod5(i, l) == 3 & mod7(i, l) == 5) 
  out(i, l) = 33; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 4 & mod7(i, l) == 6) 
  out(i, l) = 34; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 4 & mod7(i, l) == 6) 
  out(i, l) = 35; 
elseif (mod4(i, l) == 3 & mod5(i, l) == 3 & mod7(i, l) == 5) 
  out(i, l) = 36; 
elseif (mod4(i, l) == 2 & mod5(i, l) == 2 & mod7(i, l) == 4) 
  out(i, l) = 37;
elseif (mod4(i,l)==1 & mod5(i,l)==1 & mod7(i,l)==3)
  out(i,l)=38;
elseif (mod4(i,l)==0 & mod5(i,l)==0 & mod7(i,l)==2)
  out(i,l)=39;
elseif (mod4(i,l)==0 & mod5(i,l)==0 & mod7(i,l)==1)
  out(i,l)=40;
elseif (mod4(i,l)==1 & mod5(i,l)==1 & mod7(i,l)==0)
  out(i,l)=41;
elseif (mod4(i,l)==2 & mod5(i,l)==2 & mod7(i,l)==0)
  out(i,l)=42;
elseif (mod4(i,l)==3 & mod5(i,l)==3 & mod7(i,l)==1)
  out(i,l)=43;
elseif (mod4(i,l)==3 & mod5(i,l)==4 & mod7(i,l)==2)
  out(i,l)=44;
elseif (mod4(i,l)==2 & mod5(i,l)==4 & mod7(i,l)==3)
  out(i,l)=45;
elseif (mod4(i,l)==1 & mod5(i,l)==3 & mod7(i,l)==4)
  out(i,l)=46;
elseif (mod4(i,l)==0 & mod5(i,l)==2 & mod7(i,l)==5)
  out(i,l)=47;
elseif (mod4(i,l)==0 & mod5(i,l)==1 & mod7(i,l)==6)
  out(i,l)=48;
elseif (mod4(i,l)==1 & mod5(i,l)==0 & mod7(i,l)==6)
  out(i,l)=49;
elseif (mod4(i,l)==2 & mod5(i,l)==0 & mod7(i,l)==5)
  out(i,l)=50;
elseif (mod4(i,l)==3 & mod5(i,l)==2 & mod7(i,l)==4)
  out(i,l)=51;
elseif (mod4(i,l)==3 & mod5(i,l)==2 & mod7(i,l)==4)
  out(i,l)=52;
elseif (mod4(i,l)==2 & mod5(i,l)==3 & mod7(i,l)==2)
  out(i,l)=53;
elseif (mod4(i,l)==1 & mod5(i,l)==4 & mod7(i,l)==1)
  out(i,l)=54;
elseif (mod4(i,l)==0 & mod5(i,l)==4 & mod7(i,l)==0)
  out(i,l)=55;
elseif (mod4(i,l)==0 & mod5(i,l)==3 & mod7(i,l)==0)
  out(i,l)=56;
elseif (mod4(i,l)==1 & mod5(i,l)==2 & mod7(i,l)==2)
  out(i,l)=57;
elseif (mod4(i,l)==2 & mod5(i,l)==1 & mod7(i,l)==2)
  out(i,l)=58;
elseif (mod4(i,l)==3 & mod5(i,l)==0 & mod7(i,l)==3)
  out(i,l)=59;
elseif (mod4(i,l)==3 & mod5(i,l)==0 & mod7(i,l)==4)
  out(i,l)=60;
\[
\text{out}(i,l) = \begin{cases} 
60; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 5 \\
61; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 6 \\
62; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 6 \\
63; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 5 \\
64; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 4 \\
65; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 3 \\
66; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 2 \\
67; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 1 \\
68; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
69; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
70; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 1 \\
71; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 2 \\
72; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 3 \\
73; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 4 \\
74; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 5 \\
75; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 6 \\
76; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 6 \\
77; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 5 \\
78; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 4 \\
79; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 3 \\
80; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 2 \\
81; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 1 \\
82; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 0 \\
83; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 0 \\
84; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 0 \\
85; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 0 \\
86; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 0 \\
87; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 3 \land \mod7(i,1) == 0 \\
88; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 0 \\
89; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 0 \\
90; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
91; & \text{if mod4}(i,1) == 0 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
92; & \text{if mod4}(i,1) == 1 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 0 \\
93; & \text{if mod4}(i,1) == 2 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 0 \\
94; & \text{if mod4}(i,1) == 3 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 0 \\
95; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 4 \land \text{mod7}(i,1) == 0 \\
96; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 3 \land \text{mod7}(i,1) == 0 \\
97; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 2 \land \text{mod7}(i,1) == 0 \\
98; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 1 \land \text{mod7}(i,1) == 0 \\
99; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
100; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
101; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
102; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
103; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
104; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
105; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
106; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
107; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
108; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
109; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
110; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
111; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
112; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
113; & \text{if mod4}(i,1) == 4 \land \text{mod5}(i,1) == 0 \land \text{mod7}(i,1) == 0 \\
\end{cases}
\]
elseif (mod4(i,l)==3 & mod5(i,l)==3 & mod7(i,l)==0)
  out(i,l)=83;
elseif (mod4(i,l)==3 & mod5(i,l)==4 & mod7(i,l)==0)
  out(i,l)=84;
elseif (mod4(i,l)==2 & mod5(i,l)==4 & mod7(i,l)==1)
  out(i,l)=85;
elseif (mod4(i,l)==1 & mod5(i,l)==3 & mod7(i,l)==2)
  out(i,l)=86;
elseif (mod4(i,l)==0 & mod5(i,l)==2 & mod7(i,l)==3)
  out(i,l)=87;
elseif (mod4(i,l)==0 & mod5(i,l)==1 & mod7(i,l)==4)
  out(i,l)=88;
elseif (mod4(i,l)==1 & mod5(i,l)==0 & mod7(i,l)==5)
  out(i,l)=89;
elseif (mod4(i,l)==2 & mod5(i,l)==0 & mod7(i,l)==6)
  out(i,l)=90;
elseif (mod4(i,l)==3 & mod5(i,l)==6 & mod7(i,l)==6)
  out(i,l)=91;
elseif (mod4(i,l)==3 & mod5(i,l)==2 & mod7(i,l)==5)
  out(i,l)=92;
elseif (mod4(i,l)==2 & mod5(i,l)==3 & mod7(i,l)==4)
  out(i,l)=93;
elseif (mod4(i,l)==1 & mod5(i,l)==4 & mod7(i,l)==3)
  out(i,l)=94;
elseif (mod4(i,l)==0 & mod5(i,l)==5 & mod7(i,l)==2)
  out(i,l)=95;
elseif (mod4(i,l)==0 & mod5(i,l)==3 & mod7(i,l)==1)
  out(i,l)=96;
elseif (mod4(i,l)==1 & mod5(i,l)==2 & mod7(i,l)==0)
  out(i,l)=97;
elseif (mod4(i,l)==2 & mod5(i,l)==1 & mod7(i,l)==0)
  out(i,l)=98;
elseif (mod4(i,l)==3 & mod5(i,l)==0 & mod7(i,l)==1)
  out(i,l)=99;
elseif (mod4(i,l)==3 & mod5(i,l)==0 & mod7(i,l)==2)
  out(i,l)=100;
elseif (mod4(i,l)==2 & mod5(i,l)==1 & mod7(i,l)==0)
  out(i,l)=101;
elseif (mod4(i,l)==1 & mod5(i,l)==2 & mod7(i,l)==4)
  out(i,l)=102;
elseif (mod4(i,l)==0 & mod5(i,l)==3 & mod7(i,l)==5)
  out(i,l)=103;
elseif (mod4(i,l)==0 & mod5(i,l)==4 & mod7(i,l)==6)
  out(i,l)=104;
elseif (mod4(i,l)==1 & mod5(i,l)==4 & mod7(i,l)==6)
  out(i,l)=105;
out(i,1)=105;
elseif (mod4(i,1)==2 & mod5(i,1)==3 & mod7(i,1)==5)
out(i,1)=106;
elseif (mod4(i,1)==3 & mod5(i,1)==2 & mod7(i,1)==4)
out(i,1)=107;
elseif (mod4(i,1)==3 & mod5(i,1)==1 & mod7(i,1)==3)
out(i,1)=108;
elseif (mod4(i,1)==2 & mod5(i,1)==0 & mod7(i,1)==2)
out(i,1)=109;
elseif (mod4(i,1)==1 & mod5(i,1)==0 & mod7(i,1)==1)
out(i,1)=110;
elseif (mod4(i,1)==0 & mod5(i,1)==1 & mod7(i,1)==0)
out(i,1)=111;
elseif (mod4(i,1)==0 & mod5(i,1)==2 & mod7(i,1)==0)
out(i,1)=112;
elseif (mod4(i,1)==1 & mod5(i,1)==3 & mod7(i,1)==1)
out(i,1)=113;
elseif (mod4(i,1)==2 & mod5(i,1)==4 & mod7(i,1)==2)
out(i,1)=114;
elseif (mod4(i,1)==3 & mod5(i,1)==4 & mod7(i,1)==3)
out(i,1)=115;
elseif (mod4(i,1)==3 & mod5(i,1)==3 & mod7(i,1)==4)
out(i,1)=116;
elseif (mod4(i,1)==2 & mod5(i,1)==2 & mod7(i,1)==5)
out(i,1)=117;
elseif (mod4(i,1)==1 & mod5(i,1)==1 & mod7(i,1)==6)
out(i,1)=118;
elseif (mod4(i,1)==0 & mod5(i,1)==0 & mod7(i,1)==6)
out(i,1)=119;
elseif (mod4(i,1)==0 & mod5(i,1)==0 & mod7(i,1)==5)
out(i,1)=120;
elseif (mod4(i,1)==1 & mod5(i,1)==1 & mod7(i,1)==4)
out(i,1)=121;
elseif (mod4(i,1)==2 & mod5(i,1)==2 & mod7(i,1)==3)
out(i,1)=122;
elseif (mod4(i,1)==3 & mod5(i,1)==3 & mod7(i,1)==2)
out(i,1)=123;
elseif (mod4(i,1)==3 & mod5(i,1)==4 & mod7(i,1)==1)
out(i,1)=124;
elseif (mod4(i,1)==2 & mod5(i,1)==4 & mod7(i,1)==0)
out(i,1)=125;
elseif (mod4(i,1)==1 & mod5(i,1)==3 & mod7(i,1)==0)
out(i,1)=126;
elseif (mod4(i,1)==0 & mod5(i,1)==2 & mod7(i,1)==1)
out(i,1)=127;
elseif (mod4(i,1)==0 & mod5(i,1)==1 & mod7(i,1)==2)
    out(i,1)=128;
elseif (mod4(i,1)==1 & mod5(i,1)==0 & mod7(i,1)==3)
    out(i,1)=129;
elseif (mod4(i,1)==2 & mod5(i,1)==0 & mod7(i,1)==4)
    out(i,1)=130;
elseif (mod4(i,1)==3 & mod5(i,1)==1 & mod7(i,1)==5)
    out(i,1)=131;
elseif (mod4(i,1)==3 & mod5(i,1)==2 & mod7(i,1)==6)
    out(i,1)=132;
elseif (mod4(i,1)==2 & mod5(i,1)==3 & mod7(i,1)==6)
    out(i,1)=133;
elseif (mod4(i,1)==1 & mod5(i,1)==4 & mod7(i,1)==5)
    out(i,1)=134;
elseif (mod4(i,1)==0 & mod5(i,1)==4 & mod7(i,1)==4)
    out(i,1)=135;
elseif (mod4(i,1)==0 & mod5(i,1)==3 & mod7(i,1)==3)
    out(i,1)=136;
elseif (mod4(i,1)==1 & mod5(i,1)==2 & mod7(i,1)==2)
    out(i,1)=137;
elseif (mod4(i,1)==2 & mod5(i,1)==1 & mod7(i,1)==1)
    out(i,1)=138;
elseif (mod4(i,1)==3 & mod5(i,1)==0 & mod7(i,1)==0)
    out(i,1)=139;
elseif (mod4(i,1)==3 & mod5(i,1)==0 & mod7(i,1)==0)
    out(i,1)=140;
else
    out(i,1)=150;
end

% Check the parity, if even then discard value and hold output at the % last known good value

temp=0;
stop=max(size(out));
for i=start:stop

    if (Vpar(i))         % parity is odd, keep
        errorcor(i)=out(i);
        temp=out(i);
    else               % parity is even, discard
        errorcor(i)=temp;
    end
end
ec=errorcor';
% Compute the ideal line corresponding to the transfer curve

```matlab
p = polyfit(Vmod4ed([start,stop],1),ec([start,stop],1),1);
yfitted = polyval(p,Vmod4ed(:,1));
```

% Looking for errors > 1 at every step

```matlab
error = abs(ec(:,1)-yfitted);
```

% find returns the location of all values that meet the given criteria.

```matlab
f = find(error>1.5);
```

% errorcnt will contain the number of errors

```matlab
errorcnt40 = length(f);
```

% finding linearity errors

```matlab
linerror40=(ec(:,1)-yfitted);
linearerror=max(linerror40)*100/12;
```

% Plot the error corrected output

```matlab
plot(Vmod4ed(:,1), ec(:,1))
title('Decimation Width = 40% LSB')
ylabel('ADC Decimal Output Code')
xlabel('ADC Input Voltage')
grid
pause
print
```

% Plot the linearity error

```matlab
plot(Vmod4ed(:,1), linerror40)
title('Decimation Width = 40% LSB')
ylabel('Linearity Errors')
xlabel('ADC Input Voltage')
grid
pause
print
```
APPENDIX C: MPLA INPUT FILE FOR MODULUS 7, 8 AND 11

# Input files for generation of Modulus PLAs through the use of Mpla CAD Tool.

A. MPLA Input File for Modulus 7 PLA.

```
.na pla
.ilb X6 X5 X4 X3 X2 X1
.orb Y3 Y2 Y1

#### PLA TRUTH TABLE ####
.i  6
.o  3
.p  7
000000 000
000001 001
000011 010
000111 011
001111 100
011111 101
111111 110
.e
```

B. MPLA Input File for Modulus 8 PLA.

```
.na pla
.ilb X7 X6 X5 X4 X3 X2 X1
.orb Y3 Y2 Y1

#### PLA TRUTH TABLE ####
.i  7
.o  3
.p  8
0000000 000
0000001 001
0000011 010
0000111 011
0001111 100
0011111 101
0111111 110
1111111 111
.e
```
C. MPLA Input File for Modulus 11 PLA.

.na pla
.ilb X10 X9 X8 X7 X6 X5 X4 X3 X2 X1
.orb Y4 Y3 Y2 Y1

##### PLA TRUTH TABLE #####
.i 10
.o 4
.p 11
0000000000 0000
0000000001 0001
0000000010 0010
0000000011 0011
0000000111 0100
0000011111 0101
0000111111 0110
0001111111 0111
0011111111 1000
0111111111 1001
1111111111 1010
.e
APPENDIX D: MATLAB M-FILE CODE FOR THE GENERATION OF THE FINAL PLA TRUTH TABLE

%This M-file generates the 616 input and output vectors required to generate the final PLA.

clear
format compact

% *******************************************
% Generate input Vectors

% The input vectors for the pla truth table are generated by combining
% the individual modulus vectors.

% *******************************************
% First the individual modulus vectors are specified and are referred as seed vectors.

seed7=[0 0 0
       0 0 1
       0 1 0
       0 1 1
       1 0 0
       1 0 1
       1 1 0
       1 1 1
       1 1 0
       1 0 1
       1 0 0
       0 1 1
       0 1 0
       0 0 1
       0 0 0];

seed8=[0 0 0
       0 0 1
       0 1 0
       0 1 1
       1 0 0
       1 0 1
       1 1 0
       1 1 1
       1 1 1
       1 1 0
       1 0 1
       1 0 0
       0 1 1
       0 1 0
       0 1 0];
seed11=[0 0 0 0
0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 0
1 0 0 1
1 0 0 0
0 1 1 1
0 1 1 0
0 1 0 1
0 1 0 0
0 0 1 1
0 0 1 0
0 0 0 1
0 0 0 0];

% The number of times each modulus seed matrix must repeat itself to reach
% the desired dynamic range is computed.

sz7=max(size(seed7));
sz8=max(size(seed8));
sz11=max(size(seed11));

n7=ceil(512/sz7);
n8=ceil(512/sz8);
n11=ceil(512/sz11);

% The individual modulus matrix is generated for the specified dynamic range.
for j=1:n7
    input7=[input7;seed7];
end

for j=1:n8
input8=[input8; seed8];
end

for j=1:n11
    input11=[input11;seed11];
end

input7=input7(1:512,:);
input8=input8(1:512,:);
input11=input11(1:512,:);

%The SNS matrix representing the input part of the truth table is generated
%by combining the individual modulus vectors
diary on
snsv=[input11 input8 input7]
diary off

%This produces a 9-bit binary table

seedb1=[zeros(1,1);ones(1,1)];
seedb2=[zeros(2,1);ones(2,1)];
seedb3=[zeros(4,1);ones(4,1)];
seedb4=[zeros(8,1);ones(8,1)];
seedb5=[zeros(16,1);ones(16,1)];
seedb6=[zeros(32,1);ones(32,1)];
seedb7=[zeros(64,1);ones(64,1)];
seedb8=[zeros(128,1);ones(128,1)];
seedb9=[zeros(256,1);ones(256,1)];

szb1=max(size(seedb1));
szb2=max(size(seedb2));
szb3=max(size(seedb3));
szb4=max(size(seedb4));
szb5=max(size(seedb5));
szb6=max(size(seedb6));
szb7=max(size(seedb7));
szb8=max(size(seedb8));

nb1=ceil(512/szb1);
nb2=ceil(512/szb2);
nb3=ceil(512/szb3);
nb4=ceil(512/szb4);
nb5=ceil(512/szb5);
nb6=ceil(512/szb6);
nb7=ceil(512/szb7);
nb8=ceil(512/szb8);

for j=1:nb1
    outputb1=[outputb1;seedb1];
end

for j=1:nb2
    outputb2=[outputb2;seedb2];
end

for j=1:nb3
    outputb3=[outputb3;seedb3];
end

for j=1:nb4
    outputb4=[outputb4;seedb4];
end

for j=1:nb5
    outputb5=[outputb5;seedb5];
end

for j=1:nb6
    outputb6=[outputb6;seedb6];
end

for j=1:nb7
    outputb7=[outputb7;seedb7];
end

for j=1:nb8
    outputb8=[outputb8;seedb8];
end

output=[seedb9 outputb8 outputb7 outputb6 outputb5 outputb4 outputb3 outputb2 outputb1];

s=3;
for j=1:512
    sbg(j)=s;
end
sbg=sbg';
platt=[snsv sbg output]
APPENDIX E: MPLA INPUT FILE FOR FINAL PLA

#Input file for the generation of the Final PLA using Mpla CAD Tool.

.na pla
.ilb X10 X9 X8 X7 X6 X5 X4 X3 X2 X1
.orb Y9 Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1

#########PLA Truth Table#########
#Inputs [Mod 11(X10-X7) Mod 8(X6-X4) Mod 7(X3-X1)] Outputs (Y9-Y1)
.i 10
.o 9
.p 512
0000000000 000000000
0001001000 000000001
0010010000 000000010
0011010100 000000011
0100101000 000000100
0101010100 000000101
0110111110 000000110
0111111110 000000111
1000111110 000001000
1001111110 000001001
1010110001 000001010
1010110010 000001011
1010110010 000001100
1010110010 000001101
0111001011 000001110
0111001011 000001111
1000111100 000010000
1000111100 000010001
1000111100 000010010
1000111100 000010011
1000111100 000010100
1000111100 000010101
1000111100 000010110
1000111100 000010111
1000111100 000011000
1000111100 000011001
1000111100 000011010
1000111100 000011011
1000111100 000011100
1000111100 000011101
1000111100 000011110
0011000000 000000000
0011000000 000000001
0011000000 000000010
0011000000 000000011
0011000000 000000100
0011000000 000000101
0011000000 000000110
0011000000 000000111
0011000000 000001000
0011000000 000001001
0011000000 000001010
0011000000 000001011
0011000000 000001100
0011000000 000001101
0011000000 000001110
0011000000 000001111
.e
APPENDIX F: SPICE FILE FOR COMPARATOR GROUP 8

A. Extracted Spice File

** SPICE file created for circuit compgrp8
**
** NODE: 0 = GND
** NODE: 1 = Vdd
** NODE: 2 = Error
M0 1 100 100 1 pfet L=3.0U W=12.0U
M1 101 100 1 1 pfet L=3.0U W=12.0U
M2 1 101 102 1 pfet L=2.0U W=4.0U
M3 103 102 1 1 pfet L=2.0U W=3.0U
M4 104 105 103 1 pfet L=2.0U W=3.0U
M5 106 107 104 1 pfet L=2.0U W=3.0U
M6 1 108 106 1 pfet L=2.0U W=3.0U
M7 108 104 1 1 pfet L=2.0U W=3.0U
M8 100 109 110 0 nfet L=10.0U W=10.0U
M9 101 111 110 0 nfet L=10.0U W=10.0U
M113 173 172 0 0 nfet L=2.0U W=4.0U
M114 180 173 0 0 nfet L=2.0U W=3.0U
M115 175 107 180 0 nfet L=2.0U W=3.0U
M116 181 105 175 0 nfet L=2.0U W=3.0U
M117 0 177 181 0 nfet L=2.0U W=3.0U
M118 177 175 0 0 nfet L=2.0U W=3.0U
C0 181 0 18F
** NODE: 181 = 8_294_213#
** NODE: 180 = 8_260_213#
C1 178 0 62F
** NODE: 178 = 8_42_195#
C2 179 0 12F
** NODE: 179 = Vtl
** NODE: 176 = 8_306_157#
C60 100 0 71F
** NODE: 100 = 8_42_884#
C61 1 0 674F
** NODE: 1 = Vdd!
B. Spice File Ready for Simulation

CMOS COMPARATOR GROUP 8 FROM MAGIC

** SPICE file created for circuit compgrp8

**

* SPICE3C PMOS and NMOS model level 2 parameters for the
* ORBIT Technology (SCNA20) 2.0U CMOS N-well process.
* DATED: 20 DEC 94

** Transistor Model Parameters for ORBIT Technology.

.MODEL nff NMOS(LEVEL=2 PHI=0.600 TOX=4.3500E-08 XJ=0.200U TPG=1
+ VTO=0.8756 DELTA=8.5650E+00 LD=2.3950E-07 KP=4.5494E-05
+ UO=573.1 UEXP=1.5920E-01 UCRIT=5.9160E+04 RSH=1.0310E+01
+ GAMMA=0.4179 NSUB=3.3160E+15 NFS=8.1800E+12 VMAX=6.0280E+04
+ CGB0=4.0921E-10 CJ=1.0375E-04 MJ=0.6604 CJSW=2.1694E-10
+ MJSW=0.178543 PB=0.800
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is -4.0460E-07

.MODEL npf PMOS(LEVEL=2 PHI=0.600 TOX=4.3500E-08 XJ=0.200U TPG=-1
+ VTO=-0.8889 DELTA=4.8720E+00 LD=2.9230E-07 KP=1.5035E-05
+ UO=189.4 UEXP=2.7910E-01 UCRIT=9.5670E+04 RSH=1.8180E+04
+ GAMMA=0.7327 NSUB=1.0190E+16 NFS=6.1500E+12 VMAX=9.9990E+05
+ CGB0=4.0605E-10 CJ=3.2456E-04 MJ=0.6044 CJSW=2.5430E-10
+ MJSW=0.244194 PB=0.800
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is -3.6560E-07

*Sources
Vdd 1 0 5V
Vss 113 0 -5V
Vb 112 0 -1.6V

*Input signal
*Vin 109 0
Vin 109 0 PWL 0s 2.8194V, 4.522ms 636.1060mV, 9.044ms 2.8194, R

*Clocks for Latch Circuit (10KHz)
VCLK2 107 0 pulse(0v 5v 0.0s 1ns 1ns .05ms .1ms)
VCLK1 105 0 pulse(0v 5V .05ms 1ns 1ns .05ms .1ms)

*Comparator Threshold Voltages
Vt1 179 0 2.6376V
Vt2 168 0 2.3601V

138
Vt3 157 0 2.0528V
Vt4 146 0 1.7187V
Vt5 135 0 1.3676V
Vt6 124 0 1.0554V
Vt7 111 0 0.7763925V

** NODE: 0 = GND
** NODE: 1 = Vdd
** NODE: 2 = Error
M0 1 100 100 1 npf L=3.0U W=12.0U
M1 101 100 1 1 npf L=3.0U W=12.0U
M2 1 101 102 1 npf L=2.0U W=4.0U
M3 103 102 1 1 npf L=2.0U W=3.0U
M4 104 105 103 1 npf L=2.0U W=3.0U
M5 106 107 104 1 npf L=2.0U W=3.0U
M6 1 108 106 1 npf L=2.0U W=3.0U
M7 108 104 1 1 npf L=2.0U W=3.0U
M8 100 109 110 113 npf L=10.0U W=10.0U
M9 101 111 110 113 npf L=10.0U W=10.0U

M11 13 173 172 0 113 npf L=2.0U W=4.0U
M12 14 180 173 0 113 npf L=2.0U W=3.0U
M13 175 107 180 113 npf L=2.0U W=3.0U
M14 181 105 175 113 npf L=2.0U W=3.0U
M15 177 181 113 npf L=2.0U W=3.0U
M16 177 175 0 113 npf L=2.0U W=3.0U
C0 181 0 18F
** NODE: 181 = 8_294_213#
** NODE: 180 = 8_260_213#
C1 178 0 62F
** NODE: 178 = 8_42_195#
C2 179 0 12F
** NODE: 179 = Vt1
** NODE: 176 = 8_306_157#
C3 177 0 46F
** NODE: 177 = X1
C4 175 0 56F
** NODE: 175 = 8_272_213#
** NODE: 174 = 8_260_157#
C5 173 0 44F
** NODE: 173 = 8_126_205#
C6 172 0 72F
** NODE: 172 = 8_74_161#
C7 171 0 71F
** NODE: 171 = 8_42_161#
C8 170 0 18F
** NODE: 170 = 8_294_39#
** NODE: 169 = 8_260_39#

C58 105 0 189F
** NODE: 105 = -CLK
C59 101 0 72F
** NODE: 101 = 8_74_884#
C60 100 0 71F
** NODE: 100 = 8_42_884#
C61 1 0 674F
** NODE: 1 = Vdd!

****Simulation Parameters********

.option dcon=1 post probe
.tran 19us 28ms
*.dc Vin 0.0 15.0 1mv
.probe tran V(109) V(105) V(107) V(108) V(122) V(133) V(144) V(155) + V(166) V(177) I(1)
*.probe dc V(109) V(105) V(107) V(108) V(122) V(133) V(144) V(155) + V(166) V(177) I(1)
*.print tran V(109) V(108) V(122) V(133) V(144) V(155) V(166) V(177) I(1)
*.print dc V(109) V(108) V(122) V(133) V(144) V(155) V(166) V(177) I(1)
.end
APPENDIX G: MODULUS 11 DATA AND MATLAB M-FILE CODE

A. Modulus 11 Data

% cmos mod 11 folding/comparator/latch ckt from magic for 9-bit adc

<table>
<thead>
<tr>
<th>%</th>
<th>Vin</th>
<th>Fold</th>
<th>C1</th>
<th>C2</th>
<th>C3</th>
<th>C4</th>
<th>C5</th>
</tr>
</thead>
<tbody>
<tr>
<td>%</td>
<td>time</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
</tr>
<tr>
<td>%</td>
<td>103</td>
<td>280</td>
<td>279</td>
<td>345</td>
<td>356</td>
<td>367</td>
<td>378</td>
</tr>
</tbody>
</table>

\[ V_{mod11a} = [0 \ 0 \ 2.8011 \ 2.4116e-6 \ 2.4116e-6 \ 2.4116e-6 \ 2.4116e-6 ; 
19.00000e-6 \ 988.0000e-6 \ 2.8010 \ 2.8047e-6 \ 2.7107e-6 \ 2.7107e-6 \ 2.7107e-6 ; 
38.00000e-6 \ 1.9760e-3 \ 2.8006 \ 2.4528e-6 \ 2.2196e-6 \ 2.2196e-6 \ 2.2196e-6 ; 
57.00000e-6 \ 2.9640e-3 \ 2.8002 \ 2.3994e-6 \ 2.3994e-6 \ 2.3994e-6 \ 2.3994e-6 ; 
99.86400e-3 \ 5.1929 \ 2.3997 \ 2.4050e-6 \ 2.4050e-6 \ 2.4050e-6 \ 2.4050e-6 ; 
99.88300e-3 \ 5.1939 \ 2.3927 \ 2.4181e-6 \ 2.4181e-6 \ 2.4181e-6 \ 2.4181e-6 ; 
99.90200e-3 \ 5.1949 \ 2.3857 \ 1.3135e-6 \ 1.3695e-6 \ 1.3695e-6 \ 1.3695e-6 ; 
99.92100e-3 \ 5.1959 \ 2.3787 \ 142.4592e-9 \ 74.0352e-9 \ 74.0360e-9 \ 74.1926e-9 \ 74.9447e-9 ; 
99.94000e-3 \ 5.1969 \ 2.3716 \ 2.4117e-6 \ 2.4117e-6 \ 2.4117e-6 \ 2.4117e-6 ; 
99.95900e-3 \ 5.1979 \ 2.3645 \ 2.4263e-6 \ 2.4263e-6 \ 2.4263e-6 \ 2.4263e-6 ; 
99.97800e-3 \ 5.1989 \ 2.3574 \ 2.3995e-6 \ 2.3995e-6 \ 2.3995e-6 \ 2.3995e-6 ; 
99.99700e-3 \ 5.1998 \ 2.3503 \ 2.3872e-6 \ 2.3872e-6 \ 2.3872e-6 \ 2.3872e-6 ; ] ;

<table>
<thead>
<tr>
<th>%</th>
<th>Vin</th>
<th>C6</th>
<th>C7</th>
<th>C8</th>
<th>C9</th>
<th>C10</th>
</tr>
</thead>
<tbody>
<tr>
<td>%</td>
<td>time</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
<td>volt</td>
</tr>
<tr>
<td>%</td>
<td>103</td>
<td>389</td>
<td>400</td>
<td>411</td>
<td>492</td>
<td>632</td>
</tr>
</tbody>
</table>

\[ V_{mod11b} = [0 \ 0 \ 2.4116e-6 \ 2.4116e-6 \ 2.4116e-6 \ 2.4116e-6 ; 
19.00000e-6 \ 988.0000e-6 \ 2.7106e-6 \ 2.7103e-6 \ 2.7099e-6 \ 2.7092e-6 \ 2.7859e-6 ; 
38.00000e-6 \ 1.9760e-3 \ 2.2197e-6 \ 2.2199e-6 \ 2.2201e-6 \ 2.2206e-6 \ 2.4364e-6 ; 
57.00000e-6 \ 2.9640e-3 \ 2.3994e-6 \ 2.3994e-6 \ 2.3994e-6 \ 2.3994e-6 \ 2.3993e-6 ; 
99.86400e-3 \ 5.1929 \ 2.4050e-6 \ 2.4050e-6 \ 2.4050e-6 \ 5.0000 \ 5.0000 ; 
99.88300e-3 \ 5.1939 \ 2.4181e-6 \ 2.4182e-6 \ 2.4182e-6 \ 5.0000 \ 5.0000 ; 

B. MATLAB m-File Code to Plot Waveforms

```matlab
% mllplot.m
% This M-File will call the Modulus 11 Comparator Output (data)
% matrices and plot them against the input signal

mll data
orient tall

subplot(611),plot(Vmod11a(:,2),Vmod11a(:,3))
title('MOD 11')
ylabel('Folding Output')
axis([0 5 -2 6])

subplot(612),plot(Vmod11a(:,2),Vmod11a(:,4))
ylabel('C1')
axis([0 5 -2 6])

subplot(613),plot(Vmod11a(:,2),Vmod11a(:,5))
ylabel('C2')
axis([0 5 -2 6])

subplot(614),plot(Vmod11a(:,2),Vmod11a(:,6))
ylabel('C3')
axis([0 5 -2 6])

subplot(615),plot(Vmod11a(:,2),Vmod11a(:,7))
ylabel('C4')
axis([0 5 -2 6])

subplot(616),plot(Vmod11a(:,2),Vmod11b(:,2))
ylabel('C5')
axis([0 5 -2 6])
xlabel('ADC Input Voltage')
print -Ppr12 fig1
```
orient tall

subplot(611), plot(Vmod11a(:,2), Vmod11a(:,3))
title('MOD 11')
ylabel('Folding Output')
axis([0 5 -2 6])

subplot(612), plot(Vmod11a(:,2), Vmod11b(:,3))
ylabel('C6')
axis([0 5 -2 6])

subplot(613), plot(Vmod11a(:,2), Vmod11b(:,4))
ylabel('C7')
axis([0 5 -2 6])

subplot(614), plot(Vmod11a(:,2), Vmod11b(:,5))
ylabel('C8')
axis([0 5 -2 6])

subplot(615), plot(Vmod11a(:,2), Vmod11b(:,6))
ylabel('C9')
axis([0 5 -2 6])

subplot(616), plot(Vmod11a(:,2), Vmod11b(:,7))
ylabel('C10')
xlabel('ADC Input Voltage')
axis([0 5 -2 6])
print -Ppr12 fig2
APPENDIX H: ESIM TEST CODE AND RESULTS FOR 2-INPUT XOR GATE, INVERTER AND EVEN-PARITY CIRCUIT

** Test code for testing 2-Input XOR Gate, Inverter Gate and Even-Parity Circuit. ** Read in column format.

A. Test Code and Results for 2-Input XOR Gate

```plaintext
% esim xor2.sim
ESIM (V3.5 03/27/91)
8 transistors, 7 nodes (0 pulled up)
sim> w IN1 IN2 OUT
sim> V IN1 0011
sim> V IN2 0101
sim> I
initialization took 6 steps
sim> I
initialization took 0 steps
sim> G
>0011:IN1
>0101:IN2
>0110:OUT
sim> quit
```

B. Test Code and Results for Inverter Gate

```plaintext
% esim inverter.sim
ESIM (V3.5 03/27/91)
2 transistors, 4 nodes (0 pulled up)
sim> w IN OUT
sim> V IN 01
sim> I
initialization took 2 steps
sim> I
initialization took 0 steps
sim> G
>01:IN
>10:OUT
sim> quit
```
C. Test Code and Results for Even-Parity Circuit

% esim parity.sim
ESIM (V3.5 03/27/91)
106 transistors, 56 nodes (0 pulled up)
sim> w V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 Y1
sim> V V1 0000000000000001
sim> V V2 0000000000000001
sim> V V3 0000000000000001
sim> V V4 0000000000000001
sim> V V5 0000000000000001
sim> V V6 0000000000000001
sim> V V7 0000000000000001
sim> V V8 0000000000000001
sim> V V9 0000000000000001
sim> V V10 0000000000000001
sim> V V11 0000000000000001
sim> V V12 0000000000000001
sim> V V13 0000000000000001
sim> V V14 0000000000000001
sim> I
initialization took 100 steps
sim> I
initialization took 0 steps
sim> G
>0000000000000001:V1
>0000000000000001:V2
>0000000000000001:V3
>0000000000000001:V4
>0000000000000001:V5
>0000000000000001:V6
>0000000000000001:V7
>0000000000000001:V8
>0000000000000001:V9
>0000000000000001:V10
>0000000000000001:V11
>0000000000000001:V12
>0000000000000001:V13
>0000000000000001:V14
>10101010101010101:Y1
sim> quit
APPENDIX I: ESIM TEST CODE AND RESULTS
FOR MODULUS 7, 8 AND 11 PLAs

** Test Code for testing Modulus PLAs.
** INPUTS: X1-Xxx, OUTPUTS: Y1-Yx.
** Read in column format.

A. Test Code and Results for Modulus 7 PLA.

%esim mod7pla.sim
ESIM (V3.5 03/27/91)
81 transistors, 33 nodes, (10 pulled up)
sim> w X6 X5 X4 X3 X2 X1 Y3 Y2 Y1
sim> V X6 0000001
sim> V X5 0000011
sim> V X4 0000111
sim> V X3 0001111
sim> V X2 0011111
sim> V X1 0111111
sim> I
initialization took 50 steps
sim> I
initialization took 0 steps
sim> G
>0000001:X6
>0000011:X5
>0000111:X4
>0001111:X3
>0011111:X2
>0111111:X1

>0000111:Y3
>0011001:Y2
>0101010:Y1

sim> quit
B. Test Code and Results for Modulus 8 PLA.

%esim mod8pla.sim
ESIM (V3.5 03/27/91)
102 transistors, 37 nodes, (11 pulled up)
sim> w X7 X6 X5 X4 X3 X2 X1 Y3 Y2 Y1
sim> V X7 00000001
sim> V X6 00000011
sim> V X5 00000111
sim> V X4 00001111
sim> V X3 00011111
sim> V X2 00111111
sim> V X1 00111111
sim> I
initialization took 54 steps
sim> I
initialization took 0 steps
sim> G
>00000001:X7
>00000011:X6
>00000111:X5
>00001111:X4
>00011111:X3
>00111111:X2
>01111111:X1

>00001111:Y3
>00110011:Y2
>01010101:Y1

sim> quit
C. Test Code and Results for Modulus 11 PLA.

%esim mod11pla.sim
ESIM (V3.5 03/27/91)
175 transistors, 51 nodes, (15 pulled up)
sim> w X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 Y4 Y3 Y2 Y1
sim> V X10 00000000001
sim> V X9 00000000001
sim> V X8 00000000111
sim> V X7 00000011111
sim> V X6 00000111111
sim> V X5 00011111111
sim> V X4 00111111111
sim> V X3 01111111111
sim> V X2 01111111111
sim> V X1 11111111111
sim> I
initialization took 78 steps
sim> I
initialization took 0 steps
sim> G
>00000000001: X10
>00000000011: X9
>00000000111: X8
>00000011111: X7
>00000111111: X6
>00001111111: X5
>00011111111: X4
>00111111111: X3
>01111111111: X2
>11111111111: X1

>00000000111: Y4
>00001111000: Y3
>00110011001: Y2
>01010101010: Y1

sim> quit
** Test package of all 616 possible vectors plus a few extra to test Large PLA and Error checking circuit (D10).
** INPUTS: Y1 --> Y10, OUTPUTS: D1 --> D9, ERROR CHECKING: d10
** Read by column of inputs (Y1-Y10) and match to column of outputs (D1-D9).
** Mod 7 outputs = Y1-Y3, Mod8 outputs = Y4-Y6, Mod 11 outputs = Y7-Y10.
** For example, first column Y1-Y10 are all set to 0's, therefore output of Large PLA should be 0's (check first column of D1-D9). The second column indicates a 1 out of each modulus PLA, therefore Large PLA should be 1 (check second column of D1-D9). D10 will always be 0 unless the input is not one of 616 possible input code from the Modulus PLAs. The last part of the test is dedicated to this error checking.

\[000000001111100000000000000011111111: Y10\]
\[000011110000001111000000001111100000: Y9\]
\[0011001100110011001100110011001100: Y8\]
\[0101010101010101010101010101010101: Y7\]
\[000011111100000000111111110000000: Y6\]
\[00110011100110011001100110011001100: Y5\]
\[0101010101010101010101010101010101: Y4\]
\[000011111100000000111111110000000: Y3\]
\[0011001100110011001100110011001100: Y2\]
\[0101010101010101010101010101010101: Y1\]

\[000000000000000000000000000000000000: D10\]
\[000000000000000000000000000000000000: D9\]
\[000000000000000000000000000000000000: D8\]
\[000000000000000000000000000000000000: D7\]
\[000000000000000000000000000000000000: D6\]
** Testing of Error Checking Circuit begins. Note the possible input vectors are not possible with the Modulus PLAs and that D10 is SET for each incorrect input.

>11111111111111111111111111111111111111111111111111111111111111111

>00000000000000000000000000000000000000000000000000000000000000000

>11111111111111111111111111111111111111111111111111111111111111111

>01111111111111111111111111111111111111111111111111111111111111111

>10000000011111111111111111111111111111111111111111111111111111111

>10001111000111111111111111111111111111111111111111111111111111111

>10011001100110011111111111111111111111111111111111111111111111111

>10101010101010101010101010101010101010101010101010101010101010101

** Testing of Error Checking Circuit begins. Note the possible input vectors are not possible with the Modulus PLAs and that D10 is SET for each incorrect input.

>00111111000000000000000011111111111111111111111111111111111111111

>01010101010101010101010101010101010101010101010101010101010101010

>00000000000000000000000000000000000000000000000000000000000000000
APPENDIX K. MATLAB M-FILE CODE FOR 9-BIT ADC

A. ADC TRANSFER CURVE

% adcl5.m
% Thesis Design
% ADC Transfer Curve using ideal folding waveform output
% 15% Error Detection Decimation.

clear
clf

m7data
cpgrp15data
cpgrp8data
cpgrp11data

start=1;
stop=max(size(fold));

% Converting Modulus 7, 8, 11 Comparator Outputs to zeros & ones

t7a=Vmod715a(:,3:9)>1;
t7b=Vmod715b(:,3:9)>1;

t8=Vmod8(:,3:9)>1;

t11a=Vmod11a(:,3:7)>1;
t11b=Vmod11b(:,3:7)>1;

% Converting Modulus 7 Thermometer Output to decimal values
    mod7 = t7b(:,6) + t7b(:,4) + t7b(:,2) + t7a(:,7) + t7a(:,5) + t7a(:,3);

% Converting Modulus 8 Thermometer Output to decimal values
    mod8 = t8(:,7) + t8(:,6) + t8(:,5) + t8(:,4) + t8(:,3) + t8(:,2) + t8(:,1);

% Converting Modulus 11 Thermometer Output to decimal values
    mod11 = t11a(:,1) + t11a(:,2) + t11a(:,3) + t11a(:,4) + t11a(:,5) + t11b(:,1) + t11b(:,2) + t11b(:,3) + t11b(:,4) + t11b(:,5);

% Checking Parity of Modulus 7
% This consist of an Exclusive OR Configuration
% This is the first stage of the Parity Ckt
\[
\begin{align*}
p1 &= \neg((\neg t7b(:,7) \& \neg t7b(:,6)) \mid (t7b(:,7) \& t7b(:,6))) ; \\
p2 &= \neg((\neg t7b(:,4) \& \neg t7b(:,5)) \mid (t7b(:,4) \& t7b(:,5))) ; \\
p3 &= \neg((\neg t7b(:,2) \& \neg t7b(:,3)) \mid (t7b(:,2) \& t7b(:,3))) ; \\
p4 &= \neg((\neg t7b(:,1) \& \neg t7a(:,7)) \mid (t7b(:,1) \& t7a(:,7))) ; \\
p5 &= \neg((\neg t7a(:,5) \& \neg t7a(:,6)) \mid (t7a(:,5) \& t7a(:,6))) ; \\
p6 &= \neg((\neg t7a(:,3) \& \neg t7a(:,4)) \mid (t7a(:,3) \& t7a(:,4))) ; \\
p7 &= \neg((\neg t7a(:,1) \& \neg t7a(:,2)) \mid (t7a(:,1) \& t7a(:,2))) ; \\
\end{align*}
\]

% This is the second stage of the circuit

\[
\begin{align*}
p8 &= \neg((\neg p6 \& \neg p5) \mid (p6 \& p5)) ; \\
p9 &= \neg((\neg p3 \& \neg p4) \mid (p3 \& p4)) ; \\
p10 &= \neg((\neg p1 \& \neg p2) \mid (p1 \& p2)) ; \\
\end{align*}
\]

% This is the third stage of the circuit

\[
\begin{align*}
p11 &= \neg((\neg p9 \& \neg p10) \mid (p9 \& p10)) ; \\
p12 &= \neg((\neg p7 \& \neg p8) \mid (p7 \& p8)) ; \\
\end{align*}
\]

% This is the final stage

\[
\begin{align*}
Vpar &= \neg((\neg p11 \& \neg p12) \mid (p11 \& p12)) ; \\
\end{align*}
\]

% Converting Decimal Equivalent to Digital Output

\[
\begin{align*}
\text{start} &= 1 ; \\
\text{for } i = \text{start} : \text{stop} \\
\text{if } (\text{mod7}(i,1) == 0 \& \& \text{mod8}(i,1) == 0 \& \& \text{mod11}(i,1) == 0) \\
\text{out}(i,1) &= 0 ; \\
\text{elseif } (\text{mod7}(i,1) == 1 \& \& \text{mod8}(i,1) == 1 \& \& \text{mod11}(i,1) == 1) \\
\text{out}(i,1) &= 1 ; \\
\text{elseif } (\text{mod7}(i,1) == 2 \& \& \text{mod8}(i,1) == 2 \& \& \text{mod11}(i,1) == 2) \\
\text{out}(i,1) &= 2 ; \\
\text{elseif } (\text{mod7}(i,1) == 3 \& \& \text{mod8}(i,1) == 3 \& \& \text{mod11}(i,1) == 3) \\
\text{out}(i,1) &= 3 ; \\
\text{elseif } (\text{mod7}(i,1) == 4 \& \& \text{mod8}(i,1) == 4 \& \& \text{mod11}(i,1) == 4) \\
\text{out}(i,1) &= 4 ; \\
\text{elseif } (\text{mod7}(i,1) == 5 \& \& \text{mod8}(i,1) == 5 \& \& \text{mod11}(i,1) == 5) \\
\text{out}(i,1) &= 5 ; \\
\text{elseif } (\text{mod7}(i,1) == 6 \& \& \text{mod8}(i,1) == 6 \& \& \text{mod11}(i,1) == 6) \\
\text{out}(i,1) &= 6 ; \\
\text{elseif } (\text{mod7}(i,1) == 7 \& \& \text{mod8}(i,1) == 7 \& \& \text{mod11}(i,1) == 7) \\
\text{out}(i,1) &= 7 ; \\
\text{elseif } (\text{mod7}(i,1) == 8 \& \& \text{mod8}(i,1) == 8 \& \& \text{mod11}(i,1) == 8) \\
\text{out}(i,1) &= 8 ; \\
\text{elseif } (\text{mod7}(i,1) == 9 \& \& \text{mod8}(i,1) == 9 \& \& \text{mod11}(i,1) == 9) \\
\text{out}(i,1) &= 9 ; \\
\end{align*}
\]
out(i,1)=9;
elseif (mod7(i,1)==3 & mod8(i,1)==5 & mod11(i,1)==10)  
out(i,1)=10;
elseif (mod7(i,1)==2 & mod8(i,1)==4 & mod11(i,1)==10)  
out(i,1)=11;
elseif (mod7(i,1)==1 & mod8(i,1)==3 & mod11(i,1)==9)  
out(i,1)=12;
elseif (mod7(i,1)==0 & mod8(i,1)==2 & mod11(i,1)==8)  
out(i,1)=13;
elseif (mod7(i,1)==0 & mod8(i,1)==1 & mod11(i,1)==7)  
out(i,1)=14;
elseif (mod7(i,1)==1 & mod8(i,1)==0 & mod11(i,1)==6)  
out(i,1)=15;
elseif (mod7(i,1)==2 & mod8(i,1)==0 & mod11(i,1)==5)  
out(i,1)=16;
elseif (mod7(i,1)==3 & mod8(i,1)==1 & mod11(i,1)==4)  
out(i,1)=17;
elseif (mod7(i,1)==4 & mod8(i,1)==2 & mod11(i,1)==3)  
out(i,1)=18;
elseif (mod7(i,1)==5 & mod8(i,1)==3 & mod11(i,1)==2)  
out(i,1)=19;
elseif (mod7(i,1)==6 & mod8(i,1)==4 & mod11(i,1)==1)  
out(i,1)=20;
elseif (mod7(i,1)==6 & mod8(i,1)==5 & mod11(i,1)==0)  
out(i,1)=21;
elseif (mod7(i,1)==5 & mod8(i,1)==6 & mod11(i,1)==0)  
out(i,1)=22;
elseif (mod7(i,1)==4 & mod8(i,1)==7 & mod11(i,1)==1)  
out(i,1)=23;
elseif (mod7(i,1)==3 & mod8(i,1)==7 & mod11(i,1)==2)  
out(i,1)=24;
elseif (mod7(i,1)==2 & mod8(i,1)==6 & mod11(i,1)==3)  
out(i,1)=25;
elseif (mod7(i,1)==1 & mod8(i,1)==5 & mod11(i,1)==4)  
out(i,1)=26;
elseif (mod7(i,1)==0 & mod8(i,1)==4 & mod11(i,1)==5)  
out(i,1)=27;
elseif (mod7(i,1)==0 & mod8(i,1)==3 & mod11(i,1)==6)  
out(i,1)=28;
elseif (mod7(i,1)==1 & mod8(i,1)==2 & mod11(i,1)==7)  
out(i,1)=29;
elseif (mod7(i,1)==2 & mod8(i,1)==1 & mod11(i,1)==8)  
out(i,1)=30;
elseif (mod7(i,1)==3 & mod8(i,1)==0 & mod11(i,1)==9)  
out(i,1)=31;
elseif (mod7(i,l)==4 & mod8(i,l)==0 & mod11(i,l)==10)
    out(i,l)=32;
elseif (mod7(i,l)==5 & mod8(i,l)==1 & mod11(i,l)==10)
    out(i,l)=33;
elseif (mod7(i,l)==6 & mod8(i,l)==2 & mod11(i,l)==9)
    out(i,l)=34;
elseif (mod7(i,l)==6 & mod8(i,l)==3 & mod11(i,l)==8)
    out(i,l)=35;
elseif (mod7(i,l)==5 & mod8(i,l)==4 & mod11(i,l)==7)
    out(i,l)=36;
elseif (mod7(i,l)==4 & mod8(i,l)==5 & mod11(i,l)==6)
    out(i,l)=37;
elseif (mod7(i,l)==3 & mod8(i,l)==6 & mod11(i,l)==5)
    out(i,l)=38;
elseif (mod7(i,l)==2 & mod8(i,l)==7 & mod11(i,l)==4)
    out(i,l)=39;
elseif (mod7(i,l)==1 & mod8(i,l)==7 & mod11(i,l)==3)
    out(i,l)=40;
elseif (mod7(i,l)==0 & mod8(i,l)==6 & mod11(i,l)==2)
    out(i,l)=41;
elseif (mod7(i,l)==0 & mod8(i,l)==5 & mod11(i,l)==1)
    out(i,l)=42;
elseif (mod7(i,l)==1 & mod8(i,l)==4 & mod11(i,l)==0)
    out(i,l)=43;
elseif (mod7(i,l)==2 & mod8(i,l)==3 & mod11(i,l)==0)
    out(i,l)=44;
elseif (mod7(i,l)==3 & mod8(i,l)==2 & mod11(i,l)==1)
    out(i,l)=45;
elseif (mod7(i,l)==4 & mod8(i,l)==1 & mod11(i,l)==2)
    out(i,l)=46;
elseif (mod7(i,l)==5 & mod8(i,l)==0 & mod11(i,l)==3)
    out(i,l)=47;
elseif (mod7(i,l)==6 & mod8(i,l)==0 & mod11(i,l)==4)
    out(i,l)=48;
elseif (mod7(i,l)==6 & mod8(i,l)==1 & mod11(i,l)==5)
    out(i,l)=49;
elseif (mod7(i,l)==5 & mod8(i,l)==2 & mod11(i,l)==6)
    out(i,l)=50;
elseif (mod7(i,l)==4 & mod8(i,l)==3 & mod11(i,l)==7)
    out(i,l)=51;
elseif (mod7(i,l)==3 & mod8(i,l)==4 & mod11(i,l)==8)
    out(i,l)=52;
elseif (mod7(i,l)==2 & mod8(i,l)==5 & mod11(i,l)==9)
    out(i,l)=53;
elseif (mod7(i,l)==1 & mod8(i,l)==6 & mod11(i,l)==10)
out(i,1)=54;
elseif (mod7(i,1)==0 & mod8(i,1)==7 & mod11(i,1)==10)
out(i,1)=55;
elseif (mod7(i,1)==0 & mod8(i,1)==7 & mod11(i,1)==9)
out(i,1)=56;
elseif (mod7(i,1)==1 & mod8(i,1)==6 & mod11(i,1)==8)
out(i,1)=57;
elseif (mod7(i,1)==2 & mod8(i,1)==5 & mod11(i,1)==7)
out(i,1)=58;
elseif (mod7(i,1)==3 & mod8(i,1)==4 & mod11(i,1)==6)
out(i,1)=59;
elseif (mod7(i,1)==4 & mod8(i,1)==3 & mod11(i,1)==5)
out(i,1)=60;
elseif (mod7(i,1)==5 & mod8(i,1)==2 & mod11(i,1)==4)
out(i,1)=61;
elseif (mod7(i,1)==6 & mod8(i,1)==1 & mod11(i,1)==3)
out(i,1)=62;
elseif (mod7(i,1)==6 & mod8(i,1)==0 & mod11(i,1)==2)
out(i,1)=63;
elseif (mod7(i,1)==5 & mod8(i,1)==0 & mod11(i,1)==1)
out(i,1)=64;
elseif (mod7(i,1)==4 & mod8(i,1)==1 & mod11(i,1)==0)
out(i,1)=65;
elseif (mod7(i,1)==3 & mod8(i,1)==2 & mod11(i,1)==0)
out(i,1)=66;
elseif (mod7(i,1)==2 & mod8(i,1)==3 & mod11(i,1)==1)
out(i,1)=67;
elseif (mod7(i,1)==1 & mod8(i,1)==4 & mod11(i,1)==2)
out(i,1)=68;
elseif (mod7(i,1)==0 & mod8(i,1)==5 & mod11(i,1)==3)
out(i,1)=69;
elseif (mod7(i,1)==0 & mod8(i,1)==6 & mod11(i,1)==4)
out(i,1)=70;
elseif (mod7(i,1)==1 & mod8(i,1)==7 & mod11(i,1)==5)
out(i,1)=71;
elseif (mod7(i,1)==2 & mod8(i,1)==7 & mod11(i,1)==6)
out(i,1)=72;
elseif (mod7(i,1)==3 & mod8(i,1)==6 & mod11(i,1)==7)
out(i,1)=73;
elseif (mod7(i,1)==4 & mod8(i,1)==5 & mod11(i,1)==8)
out(i,1)=74;
elseif (mod7(i,1)==5 & mod8(i,1)==4 & mod11(i,1)==9)
out(i,1)=75;
elseif (mod7(i,1)==6 & mod8(i,1)==3 & mod11(i,1)==10)
out(i,1)=76;
elseif (mod7(i,1)==6 & mod8(i,1)==2 & mod11(i,1)==10)
    out(i,1)=77;
elseif (mod7(i,1)==5 & mod8(i,1)==1 & mod11(i,1)==9)
    out(i,1)=78;
elseif (mod7(i,1)==4 & mod8(i,1)==0 & mod11(i,1)==8)
    out(i,1)=79;
elseif (mod7(i,1)==3 & mod8(i,1)==0 & mod11(i,1)==7)
    out(i,1)=80;
elseif (mod7(i,1)==2 & mod8(i,1)==1 & mod11(i,1)==6)
    out(i,1)=81;
elseif (mod7(i,1)==1 & mod8(i,1)==2 & mod11(i,1)==5)
    out(i,1)=82;
elseif (mod7(i,1)==0 & mod8(i,1)==3 & mod11(i,1)==4)
    out(i,1)=83;
elseif (mod7(i,1)==0 & mod8(i,1)==4 & mod11(i,1)==3)
    out(i,1)=84;
elseif (mod7(i,1)==1 & mod8(i,1)==5 & mod11(i,1)==2)
    out(i,1)=85;
elseif (mod7(i,1)==2 & mod8(i,1)==6 & mod11(i,1)==1)
    out(i,1)=86;
elseif (mod7(i,1)==3 & mod8(i,1)==7 & mod11(i,1)==0)
    out(i,1)=87;
elseif (mod7(i,1)==4 & mod8(i,1)==7 & mod11(i,1)==0)
    out(i,1)=88;
elseif (mod7(i,1)==5 & mod8(i,1)==6 & mod11(i,1)==1)
    out(i,1)=89;
elseif (mod7(i,1)==6 & mod8(i,1)==5 & mod11(i,1)==2)
    out(i,1)=90;
elseif (mod7(i,1)==6 & mod8(i,1)==4 & mod11(i,1)==3)
    out(i,1)=91;
elseif (mod7(i,1)==5 & mod8(i,1)==3 & mod11(i,1)==4)
    out(i,1)=92;
elseif (mod7(i,1)==4 & mod8(i,1)==2 & mod11(i,1)==5)
    out(i,1)=93;
elseif (mod7(i,1)==3 & mod8(i,1)==1 & mod11(i,1)==6)
    out(i,1)=94;
elseif (mod7(i,1)==2 & mod8(i,1)==0 & mod11(i,1)==7)
    out(i,1)=95;
elseif (mod7(i,1)==1 & mod8(i,1)==0 & mod11(i,1)==8)
    out(i,1)=96;
elseif (mod7(i,1)==0 & mod8(i,1)==1 & mod11(i,1)==9)
    out(i,1)=97;
elseif (mod7(i,1)==0 & mod8(i,1)==2 & mod11(i,1)==10)
    out(i,1)=98;
elseif (mod7(i,1)==1 & mod8(i,1)==3 & mod11(i,1)==10)
out(i,1)=99;
elseif (mod7(i,1)==2 & mod8(i,1)==4 & mod11(i,1)==9)
   out(i,1)=100;
elseif (mod7(i,1)==3 & mod8(i,1)==5 & mod11(i,1)==8)
   out(i,1)=101;
elseif (mod7(i,1)==4 & mod8(i,1)==6 & mod11(i,1)==7)
   out(i,1)=102;
elseif (mod7(i,1)==5 & mod8(i,1)==7 & mod11(i,1)==6)
   out(i,1)=103;
elseif (mod7(i,1)==6 & mod8(i,1)==7 & mod11(i,1)==5)
   out(i,1)=104;
elseif (mod7(i,1)==6 & mod8(i,1)==6 & mod11(i,1)==4)
   out(i,1)=105;
elseif (mod7(i,1)==5 & mod8(i,1)==5 & mod11(i,1)==3)
   out(i,1)=106;
elseif (mod7(i,1)==4 & mod8(i,1)==4 & mod11(i,1)==2)
   out(i,1)=107;
elseif (mod7(i,1)==3 & mod8(i,1)==3 & mod11(i,1)==1)
   out(i,1)=108;
elseif (mod7(i,1)==2 & mod8(i,1)==2 & mod11(i,1)==0)
   out(i,1)=109;
elseif (mod7(i,1)==1 & mod8(i,1)==1 & mod11(i,1)==0)
   out(i,1)=110;
elseif (mod7(i,1)==0 & mod8(i,1)==0 & mod11(i,1)==1)
   out(i,1)=111;
elseif (mod7(i,1)==0 & mod8(i,1)==0 & mod11(i,1)==2)
   out(i,1)=112;
elseif (mod7(i,1)==1 & mod8(i,1)==1 & mod11(i,1)==3)
   out(i,1)=113;
elseif (mod7(i,1)==2 & mod8(i,1)==2 & mod11(i,1)==4)
   out(i,1)=114;
elseif (mod7(i,1)==3 & mod8(i,1)==3 & mod11(i,1)==5)
   out(i,1)=115;
elseif (mod7(i,1)==4 & mod8(i,1)==4 & mod11(i,1)==6)
   out(i,1)=116;
elseif (mod7(i,1)==5 & mod8(i,1)==5 & mod11(i,1)==7)
   out(i,1)=117;
elseif (mod7(i,1)==6 & mod8(i,1)==6 & mod11(i,1)==8)
   out(i,1)=118;
elseif (mod7(i,1)==6 & mod8(i,1)==7 & mod11(i,1)==9)
   out(i,1)=119;
elseif (mod7(i,1)==5 & mod8(i,1)==7 & mod11(i,1)==10)
   out(i,1)=120;
elseif (mod7(i,1)==4 & mod8(i,1)==6 & mod11(i,1)==10)
   out(i,1)=121;
elseif (mod7(i,l)==3 & mod8(i,l)==5 & mod11(i,l)==9)
  out(i,l)=122;
elseif (mod7(i,l)==2 & mod8(i,l)==4 & mod11(i,l)==8)
  out(i,l)=123;
elseif (mod7(i,l)==1 & mod8(i,l)==3 & mod11(i,l)==7)
  out(i,l)=124;
elseif (mod7(i,l)==0 & mod8(i,l)==2 & mod11(i,l)==6)
  out(i,l)=125;
elseif (mod7(i,l)==0 & mod8(i,l)==1 & mod11(i,l)==5)
  out(i,l)=126;
elseif (mod7(i,l)==1 & mod8(i,l)==0 & mod11(i,l)==4)
  out(i,l)=127;
elseif (mod7(i,l)==2 & mod8(i,l)==3 & mod11(i,l)==3)
  out(i,l)=128;
elseif (mod7(i,l)==3 & mod8(i,l)==2 & mod11(i,l)==2)
  out(i,l)=129;
elseif (mod7(i,l)==4 & mod8(i,l)==1 & mod11(i,l)==1)
  out(i,l)=130;
elseif (mod7(i,l)==5 & mod8(i,l)==0 & mod11(i,l)==0)
  out(i,l)=131;
elseif (mod7(i,l)==6 & mod8(i,l)==1 & mod11(i,l)==9)
  out(i,l)=132;
elseif (mod7(i,l)==5 & mod8(i,l)==2 & mod11(i,l)==8)
  out(i,l)=133;
elseif (mod7(i,l)==4 & mod8(i,l)==3 & mod11(i,l)==7)
  out(i,l)=134;
elseif (mod7(i,l)==3 & mod8(i,l)==4 & mod11(i,l)==6)
  out(i,l)=135;
elseif (mod7(i,l)==2 & mod8(i,l)==5 & mod11(i,l)==5)
  out(i,l)=136;
elseif (mod7(i,l)==1 & mod8(i,l)==6 & mod11(i,l)==4)
  out(i,l)=137;
elseif (mod7(i,l)==0 & mod8(i,l)==7 & mod11(i,l)==3)
  out(i,l)=138;
elseif (mod7(i,l)==0 & mod8(i,l)==8 & mod11(i,l)==2)
  out(i,l)=139;
elseif (mod7(i,l)==1 & mod8(i,l)==9 & mod11(i,l)==1)
  out(i,l)=140;
elseif (mod7(i,l)==2 & mod8(i,l)==10 & mod11(i,l)==0)
  out(i,l)=141;
elseif (mod7(i,l)==3 & mod8(i,l)==10 & mod11(i,l)==9)
  out(i,l)=142;
elseif (mod7(i,l)==4 & mod8(i,l)==10 & mod11(i,l)==8)
  out(i,l)=143;
else
  out(i,l)=144;
\begin{align*}
\text{out}(i, 1) &= 144; \\
\text{elseif } (\text{mod7}(i, 1) = 5 \& \text{mod8}(i, 1) = 1 \& \text{mod11}(i, 1) = 8) \\
\text{out}(i, 1) &= 145; \\
\text{elseif } (\text{mod7}(i, 1) = 6 \& \text{mod8}(i, 1) = 2 \& \text{mod11}(i, 1) = 7) \\
\text{out}(i, 1) &= 146; \\
\text{elseif } (\text{mod7}(i, 1) = 6 \& \text{mod8}(i, 1) = 3 \& \text{mod11}(i, 1) = 6) \\
\text{out}(i, 1) &= 147; \\
\text{elseif } (\text{mod7}(i, 1) = 5 \& \text{mod8}(i, 1) = 4 \& \text{mod11}(i, 1) = 5) \\
\text{out}(i, 1) &= 148; \\
\text{elseif } (\text{mod7}(i, 1) = 4 \& \text{mod8}(i, 1) = 5 \& \text{mod11}(i, 1) = 4) \\
\text{out}(i, 1) &= 149; \\
\text{elseif } (\text{mod7}(i, 1) = 3 \& \text{mod8}(i, 1) = 6 \& \text{mod11}(i, 1) = 3) \\
\text{out}(i, 1) &= 150; \\
\text{elseif } (\text{mod7}(i, 1) = 2 \& \text{mod8}(i, 1) = 7 \& \text{mod11}(i, 1) = 2) \\
\text{out}(i, 1) &= 151; \\
\text{elseif } (\text{mod7}(i, 1) = 1 \& \text{mod8}(i, 1) = 7 \& \text{mod11}(i, 1) = 1) \\
\text{out}(i, 1) &= 152; \\
\text{elseif } (\text{mod7}(i, 1) = 0 \& \text{mod8}(i, 1) = 6 \& \text{mod11}(i, 1) = 0) \\
\text{out}(i, 1) &= 153; \\
\text{elseif } (\text{mod7}(i, 1) = 0 \& \text{mod8}(i, 1) = 5 \& \text{mod11}(i, 1) = 0) \\
\text{out}(i, 1) &= 154; \\
\text{elseif } (\text{mod7}(i, 1) = 1 \& \text{mod8}(i, 1) = 4 \& \text{mod11}(i, 1) = 1) \\
\text{out}(i, 1) &= 155; \\
\text{elseif } (\text{mod7}(i, 1) = 2 \& \text{mod8}(i, 1) = 3 \& \text{mod11}(i, 1) = 2) \\
\text{out}(i, 1) &= 156; \\
\text{elseif } (\text{mod7}(i, 1) = 3 \& \text{mod8}(i, 1) = 2 \& \text{mod11}(i, 1) = 3) \\
\text{out}(i, 1) &= 157; \\
\text{elseif } (\text{mod7}(i, 1) = 4 \& \text{mod8}(i, 1) = 1 \& \text{mod11}(i, 1) = 4) \\
\text{out}(i, 1) &= 158; \\
\text{elseif } (\text{mod7}(i, 1) = 5 \& \text{mod8}(i, 1) = 0 \& \text{mod11}(i, 1) = 5) \\
\text{out}(i, 1) &= 159; \\
\text{elseif } (\text{mod7}(i, 1) = 6 \& \text{mod8}(i, 1) = 0 \& \text{mod11}(i, 1) = 6) \\
\text{out}(i, 1) &= 160; \\
\text{elseif } (\text{mod7}(i, 1) = 6 \& \text{mod8}(i, 1) = 1 \& \text{mod11}(i, 1) = 7) \\
\text{out}(i, 1) &= 161; \\
\text{elseif } (\text{mod7}(i, 1) = 5 \& \text{mod8}(i, 1) = 2 \& \text{mod11}(i, 1) = 8) \\
\text{out}(i, 1) &= 162; \\
\text{elseif } (\text{mod7}(i, 1) = 4 \& \text{mod8}(i, 1) = 3 \& \text{mod11}(i, 1) = 9) \\
\text{out}(i, 1) &= 163; \\
\text{elseif } (\text{mod7}(i, 1) = 3 \& \text{mod8}(i, 1) = 4 \& \text{mod11}(i, 1) = 10) \\
\text{out}(i, 1) &= 164; \\
\text{elseif } (\text{mod7}(i, 1) = 2 \& \text{mod8}(i, 1) = 5 \& \text{mod11}(i, 1) = 10) \\
\text{out}(i, 1) &= 165; \\
\text{elseif } (\text{mod7}(i, 1) = 1 \& \text{mod8}(i, 1) = 6 \& \text{mod11}(i, 1) = 9) \\
\text{out}(i, 1) &= 166; 
\end{align*}
elseif (mod7(i,l)==0 & mod8(i,l)==7 & mod11(i,l)==8)
  out(i,l)=167;
elseif (mod7(i,l)==0 & mod8(i,l)==7 & mod11(i,l)==7)
  out(i,l)=168;
elseif (mod7(i,l)==1 & mod8(i,l)==6 & mod11(i,l)==6)
  out(i,l)=169;
elseif (mod7(i,l)==2 & mod8(i,l)==5 & mod11(i,l)==5)
  out(i,l)=170;
elseif (mod7(i,l)==3 & mod8(i,l)==4 & mod11(i,l)==4)
  out(i,l)=171;
elseif (mod7(i,l)==4 & mod8(i,l)==3 & mod11(i,l)==3)
  out(i,l)=172;
elseif (mod7(i,l)==5 & mod8(i,l)==2 & mod11(i,l)==2)
  out(i,l)=173;
elseif (mod7(i,l)==6 & mod8(i,l)==1 & mod11(i,l)==1)
  out(i,l)=174;
elseif (mod7(i,l)==6 & mod8(i,l)==0 & mod11(i,l)==0)
  out(i,l)=175;
elseif (mod7(i,l)==5 & mod8(i,l)==0 & mod11(i,l)==0)
  out(i,l)=176;
elseif (mod7(i,l)==4 & mod8(i,l)==1 & mod11(i,l)==1)
  out(i,l)=177;
elseif (mod7(i,l)==3 & mod8(i,l)==2 & mod11(i,l)==2)
  out(i,l)=178;
elseif (mod7(i,l)==2 & mod8(i,l)==3 & mod11(i,l)==3)
  out(i,l)=179;
elseif (mod7(i,l)==1 & mod8(i,l)==4 & mod11(i,l)==4)
  out(i,l)=180;
elseif (mod7(i,l)==0 & mod8(i,l)==5 & mod11(i,l)==5)
  out(i,l)=181;
elseif (mod7(i,l)==0 & mod8(i,l)==6 & mod11(i,l)==6)
  out(i,l)=182;
elseif (mod7(i,l)==1 & mod8(i,l)==7 & mod11(i,l)==7)
  out(i,l)=183;
elseif (mod7(i,l)==2 & mod8(i,l)==7 & mod11(i,l)==8)
  out(i,l)=184;
elseif (mod7(i,l)==3 & mod8(i,l)==6 & mod11(i,l)==9)
  out(i,l)=185;
elseif (mod7(i,l)==4 & mod8(i,l)==5 & mod11(i,l)==10)
  out(i,l)=186;
elseif (mod7(i,l)==5 & mod8(i,l)==4 & mod11(i,l)==10)
  out(i,l)=187;
elseif (mod7(i,l)==6 & mod8(i,l)==3 & mod11(i,l)==9)
  out(i,l)=188;
elseif (mod7(i,l)==6 & mod8(i,l)==2 & mod11(i,l)==8)
out(i,1)=189;
elseif (mod7(i,1) == 5 & mod8(i,1) == 1 & mod11(i,1) == 7)
    out(i,1)=190;
elseif (mod7(i,1) == 4 & mod8(i,1) == 0 & mod11(i,1) == 6)
    out(i,1)=191;
elseif (mod7(i,1) == 3 & mod8(i,1) == 0 & mod11(i,1) == 5)
    out(i,1)=192;
elseif (mod7(i,1) == 2 & mod8(i,1) == 1 & mod11(i,1) == 4)
    out(i,1)=193;
elseif (mod7(i,1) == 1 & mod8(i,1) == 2 & mod11(i,1) == 3)
    out(i,1)=194;
elseif (mod7(i,1) == 0 & mod8(i,1) == 3 & mod11(i,1) == 2)
    out(i,1)=195;
elseif (mod7(i,1) == 0 & mod8(i,1) == 4 & mod11(i,1) == 1)
    out(i,1)=196;
elseif (mod7(i,1) == 1 & mod8(i,1) == 5 & mod11(i,1) == 0)
    out(i,1)=197;
elseif (mod7(i,1) == 2 & mod8(i,1) == 6 & mod11(i,1) == 0)
    out(i,1)=198;
elseif (mod7(i,1) == 3 & mod8(i,1) == 7 & mod11(i,1) == 1)
    out(i,1)=199;
elseif (mod7(i,1) == 4 & mod8(i,1) == 7 & mod11(i,1) == 2)
    out(i,1)=200;
else
    out(i,1)=800; % Error Code for output
end

% Check the parity, if even then discard value and hold output at
% last know good value

temp=0;
stop=max(size(out));
for i=start:stop
    if (Vpar(i)) % parity bit=1, keep
        errorcor(i)=out(i);
        temp=out(i);
    else % parity bit=0, discard
        errorcor(i)=temp;
    end
end

ec=errorcor';
% Error Counting
% Compute the ideal line corresponding to the transfer curve

\[ p = \text{polyfit}(\text{fold([start,stop],2)}, \text{ec([start,stop],1),1}); \]
\[ \text{yfitted} = \text{polyval}(p, \text{fold(:,2)}); \]

% Looking for errors > 1 at every step
\[ \text{error} = \text{abs}(\text{ec(:,1)}-\text{yfitted}); \]

% find returns the location of all values that meet the given criteria.
\[ \text{f} = \text{find}((\text{error}>1.5)); \]

% errorcnt will contain the number of errors
\[ \text{errorcnt15} = \text{length} (\text{f}); \]

% finding linearity errors
\[ \text{linerror15} = (\text{ec(:,1)}-\text{yfitted}); \]
\[ \text{linearerror} = \max(\text{linerror15})\times100/29.64; \]

% Plot the error corrected output
\[ \text{plot} (\text{fold(:,2)}, \text{ec(:,1)}) \]
\[ \text{title('9-Bit ADC Transfer Curve with 15% Decimation')} \]
\[ \text{ylabel('ADC Decimal Output Code')} \]
\[ \text{xlabel('ADC Input Voltage')} \]
\[ \text{grid} \]
\[ \text{axis([0 5.5 0 200])} \]

\section*{B. LINEARITY ERROR}

% M-file to plot linearity error of a 9-bit ADC
\[ \text{theo}=[]; \]
\[ \text{for} \ x=1:200 \]
\[ \quad \text{for} \ i=1:30 \]
\[ \quad \quad \text{theo}(x,i) = x-1; \]
\[ \quad \text{end} \]
\[ \text{end} \]
for a=1:6000
    xaxes(a)=a-1;
end

tmpa=.988e-3.*xaxes;

tmpx=reshape(tmpa,30,200);
tmpx=tmpx';

hold on
for i=1:200
    plot(tmpx(i,:),theo(i,:))
    hold on
end

hold on
plot(fold(:,2),ec(:,1))
title('Ideal vs. Actual ADC Output')
ylabel('ADC Decimal Output Code')
xlabel('ADC Input Voltage')
grid
axis([0 0.2 0 6])
axis('square')
LIST OF REFERENCES


BIBLIOGRAPHY


INITIAL DISTRIBUTION LIST

1. Defense Technical Information Center ........................................... 2
   Cameron Station
   Alexandria, Virginia 22304-6145

2. Library, Code 52 ................................................................. 2
   Naval Postgraduate School
   Monterey, California 93943-5101

3. Chairman, Code EC ............................................................. 1
   Department of Electrical and Computer Engineering
   Naval Postgraduate School
   Monterey, California 93943-5121

4. Professor P. Pace, Code EC/Pc ............................................... 3
   Naval Postgraduate School
   Monterey, California 93943-5121

5. Professor D. Fouts, Code EC/Fs ............................................. 1
   Naval Postgraduate School
   Monterey, California 93943-5121

6. Instructor R. Borchardt, Code EC/Bt ...................................... 1
   Naval Postgraduate School
   Monterey, California 93943-5121

7. LT Jeffrey L. Schafer, USN .................................................. 2
   218 W. Grove Street
   Greenville, Michigan 48838

8. LCDR Richard D. Carr, USN .................................................. 1
   472 Springfield Road
   Mount Pleasance, South Carolina 29464

183