



Calhoun: The NPS Institutional Archive

Theses and Dissertations

Thesis Collection

1981

A design of a hard disk interface for the micropolic 1223-1.

Brown, William Harold

http://hdl.handle.net/10945/20488



Calhoun is a project of the Dudley Knox Library at NPS, furthering the precepts and goals of open government and government transparency. All information contained herein has been approved for release by the NPS Public Affairs Officer.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library

AUDLEY KNOX LIBRARY NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIF. 93940

NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

A DESIGN OF A HARD DISK INTERFACE FOR THE MICROPOLIS 1223-1

by

William Harold Brown

December 1981

Thesis Advisor:

M. L. Cotton

T204549

Special Distribution



^{· · ·}

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)	
REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS
1. REPORT NUMBER 2. GOVT ACCESSION NO.	3. AECIPIENT'S CATALOG NUMBER
4. TITLE (and Subilito)	S. TYPE OF REPORT & PERIOD COVERED
	Master's Thesis:
A Design of a Hard Disk Interface for the	December 1981
Micropolis 1223-1	6. PERFORMING ORG. REPORT NUMBER
William Harold Brown	C. CONTRACT OR GRANT NUMBER(a)
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK
Naval Postgraduate Sebool	
Monterey, California 93940	
Negel Destand to Cal a	December 1981
Monterey California 92040	13. NUMBER OF PAGES
Honceley, California 93940	87
14. MONITORING AGENCY NAME & ADDRESS(I dillorent from Controlling Office)	15. SECURITY CLASS. (et this report)
	Unclassified
	SCHEDULE
IS. DISTRIBUTION STATEMENT (of this Report)	
17. DISTRIBUTION STATEMENT (of the abstract entered in Black 20, if different fre	m Report)
IS. SUPPLEMENTARY NOTES	
19. KEY WORDS (Continue on revorce eide il necessary and identify by bleck number)	······································
Hard Disk Interface, Micropolis Winchester Disk 1	223-1
20. ABSTRACT (Continue on revorce olde il necessary and identify by black number)	
This thesis develops an interface to the Micropedisk drive model 1223-1, using an Intel 80/20 sing the programmed input output device. This system is modeling group at the Naval Postgraduate School.	olis 8 inch Winchester le board computer as s part of the AEGIS

DD 1 JAN 73 1473 EDITION OF 1 NOV 68 15 OBSOLETE S/N 0102-014-6601 1

SECURITY CLASSIFICATION OF THIS PAGE (Then Date Entered)



A Design of a Hard Disk Interface for the Micropolis 1223-1

by

William H. Brown Lieutenant, United States Navy B.S. Physics Auburn University, 1975

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December 1981



DUDLEY KNOX LIBRARY NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIF. 93940

ABSTRACT

This thesis develops an interface to the Micropolis 8 inch Winchester disk drive model 1223-1, using an Intel 80/20 single board computer as the programmed input output device. This system is part of the AEGIS modeling group at the Naval Postgraduate School.



TABLE OF CONTENTS

I.	INTE	RODUC	TION	•	• •	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	9
	A.	PURE	POSE (OF 1	CHIS	5 TH	IESI	S	•	•	•	•	•	•	•	•	•	•	•	•	9
	Β.	ORG	ANIZA	FIO	NOE	? TH	IIS	TH	ES	IS		•	•	•	•	•	•	•	• 2	•	9
II.	THE	MICE	RO POL	IS ⁻	1223	8-1	WIN	CH	ES	TE	R	DI	SK	2	•	•	•	•	•	•	11
	A.	OVEF	VIEW	•	• •	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	11
	в.	THE	MICR	0201	LIS	8 - 1	NCH	D	IS	K	DR	IV	E	•	•	•	•	•	•	•	12
	c.	THE	COMM	ANDS	5.	•••	•	•	•	•	•	•	•	•	•	•	•	•	•	•	15
	D.	PARA	METE	R Al	ND T	ERM	IINA	TI	ON	B	YT	ES	5	•	•	•	•	•	•	•	19
	Ε.	BUS	PROT	000	. .	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	19
		1.	Gene	ral	Ope	rat	ion	L	•	•	•	•	•	•	•	•	•	•	•	•	19
		2.	Host	I/() Pr	oto	col	•	•	•	•	•	•	•	•	•	•	•	•	•	21
	F.	MICF	OPOL	ISI	ENTE	RFA	CE	RE	QU	IR	EM	EN	TS	5	•	•	•	•	•	•	21
III.	THE	INTE	EL 80,	/20	SBC	: •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	30
	Α.	SBC	CHAR	ACTI	ERIS	TIC	S	•	•	•	•	•	•	•	•	•	•	•	•	•	30
	в.	SBC	INTE	RFAC	CER	EQU	IRE	ME	NT	S	•	•	•	•	•	•	•	•	•	•	31
		1.	The a	8255	5 PP	PI O	per	at	io	na	1	รข	m	ar	Y	•	•	•	•	•	31
	c.	THE	INTE	LLEC		s s	YSI	EM		•	•	•	•	•	•	•	•	•	•	•	36
IV.	THE	INTE	ERFAC	E DI	ESIG	N.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	39
	A.	HARI	WARE	• •	• •	••	•	•	•	•	•	•	•	•	•	•	•	•	•	•	39
		1.	The l	Mici	copc	lis	122	3-	1	•	•	•	•	•	•	•	•	•	•	•	39
		2.	Inte	1 80)/20	SB	C	•	•	•	•	•	•	•	•	•	•	•	•	•	40
	в.	ELEC	TRIC	AL C	CONS	IDE	RAT	IO	NS		•	•	•	•	•	•	•	•	•	•	41

	с.	SOF	TW	ARI	2	•	• •	•	٠	•	•	•	•	٠	•	•	•	•	•	•	•	٠	•	44
		1.	I	nit	ti	al :	iza	ti	on	ar	nđ	Ve	ri	fi	.ca	ti	.on	L	•	•	•	•	•	44
	D.	SOF	TW	ARI	E :	r I I	IIN	G	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	45
۷.	CONC	LUS	10	NS	A	ND	RE	co	MME	E N I	DAT	10	N S	5.	•	•	•	•	•	•	•	•	•	51
	Δ.	INT	ER	F AC	CE	D	EFF	IC	OLJ	CII	2S	•	•	•	•	•	•	•	•	•	•	•	•	51
	в.	REC	OM	MEI	1D	ATI	CON	S	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	52
APPENDI	X A	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	56
APPENDI	ХВ	•	•	• •	•	• •	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	71
LIST OF	REF	ERE	NC	ES		•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	85
BIBLIOG	RAPH	Y	•	• •	•	• •		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	86
INITIAL	DIS	TRI	BŪ	TIC	N	L	[ST	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	87

•

LIST OF TABLES

I.	Specification Summary	•	•	••	•	•	•	•	•	•	•	•	15
II.	Read Command Byte	•	•	•••	•	•	•	•	•	•	•	•	17
III.	Parameter Bytes	•	•	••	•	•	•	•	•	•	•	•	20
IV.	Status Byte	•	•	••	•	•	•	•	•	•	•	•	25
▼.	Interface Signals	•	•	•••	•	•	•	•	•	•	•	•	26
VI.	Port Definitions	•	•	••	•	•	•	•	•	•	•	•	34
VII.	Mode Definition Summary .	•	•	• •	•	•	•	•	•	•	•	•	35

LIST OF FIGURES

2.1.	Disk Format	4
2.2.	Class Command Byte Coding	18
2.3.	Host I/O Protocol	22
2.4.	Read/Write Protocol	23
2.5.	Command Verify/Wait Status Protocol	24
2.6.	Host Interface Pinout	27
2.7.	Host Interface Bus Timing	28
2.8.	Status Eyte Coding	29
3.1.	8255 Block Diagram	33
4.1.	Interface Block Diagram	12
4.2.	System Interface Pinout	13
4.3.	Electrical Interface	18
4.4.	Calculated Pulse Timing	19
5.1.	Alternative Data Transfer Protocol	55

I wish to express my sincere appreciation to my advisors and the members of the AEGIS group. The assistance they provided was invaluable in the preparation and writing of this report. I would also like to thank my brillant and beautiful wife without whom I would be nothing. She always comforts and consoles, never complains or interferes and writes my acknowledgements.

I. INTRODUCTION

A. PURPOSE OF THIS THESIS

The interface formulated for the hardware described herein was developed to provide a Intel 80/20 single board computer controller for the Micropolis 1223-1 hard disk unit. This system along with the interface will be available for the ongoing AEGIS modeling project at the Naval Postgraduate School. Furthermore the experience of wiring and programming a disk interface with a single board computer gave the author an opportunity to learn first hand about microcomputer hardware and programming techniques required for such a project.

B. ORGANIZATION OF THIS THESIS

This thesis is organized into descriptions of the hardware involved and the software required for a working Winchester disk interface. Additional attention is paid to the modification of an operating system to accomodate the Micropolis hard disk drive. Chapter 2 is a brief introduction into disk drives such as the Micropolis 1223-1. The operating characteristics, bus protocol and interface requirements are discussed in detail. Chapter 3 is a

discription of the Intel 80/20 single board computer and it's interface capabilities, followed by a discussion of the Intel Microcomputer Developement System (MDS) and it's role in the interface construction. Chapter 4 covers the actual interface design used including modifications of the hardware and software to meet the bus protocol requirements for successful communications with the Winchester disk. this chapter will conclude with some recommendations concerning the implementation of the disk into the AEGIS modeling project. Chapter 5 pertains to some of the difficulties encountered and recommendations for future applications of the system in the AEGIS model. The appendices contain the programs developed as part of this thesis for initialization and verification of the disk, and a read/write routine.

A. OVERVIEW

High performance, high quality, and large capacity hard disk drives are now a low cost reality for microcomputer systems. Most hard disks use Winchester media, head technology, and other modern techniques to achieve high density and high performance. The bottom line specifications for high volume storage units are cost, reliability, capacity, and data access time.

One of the most attractive reasons for using a Winchester disk over a floppy disk system is that of dramatically increased capacity. Whereas a typical double sided double density floppy disk stores a maximum of 1.6 Megabytes of data, the average midrange Winchester can hold almost 18 Megabytes. Accessing data on an 8-inch Winchester disk takes an average of 48.2 microseconds. Compare that with about 100 microseconds for a double density floppy disk. With a Winchester disk dirt, fingerprints, scratches, and medium surface interferences are almost nonexistant. Winchester units are completely sealed after having been manufactured under cleanroom conditions.

B. THE MICROPOLIS 8-INCH DISK DRIVE

The model 1223-1 consist of a Micropolis fixed disk drive with an integral controller board. The 1223-1 has the same overall dimensions as an industry standard 8 inch flexible disk drive, has compatable mounting and requires the same D.C. supply voltages. The controller provides full data transfer and control facilities in six standard sectoring arrangements and can be attached to the host computer through a simple bus-oriented interface.

The Micropolis model selected for the AEGIS modeling group has 3 disk with 5 data surfaces, 580 tracks per data surface and a formatted capacity of 35.6 Megabytes. Each disk has been preset at the manufacturer for 24 sectors at 512 bytes each sector. The controller has a single sector buffer mode for asynchronous transfers between host and controller. Full error checking and error recovery procedures are automatically performed. Error correction code (ECC) is provided to ensure high integrity. A specification summary can be seen in Table I.

The 1223-1 ccntrcller makes use of the track/sector format shown in Figure 2.1. Tracks are divided into a number of sectors which contain a fixed blocklength of user data.



The beginning of each sector is identifed by a sector pulse from the disk drive. Each track contains one spare sector which at the time of initialization can be made to fall over a defictive area of the track.

The sectors are divided into an address field, a data field, and a trailing gap area. Data is recorded most significant bit first where bit 7 is the most significant and bit zero the least significant of each byte. The address field contains a unique track/sector address and associated information. This field is written during initialize commands only. The preamble synchronizes the read circuits. The address mark identifies the beginning of an address field. There are two cylic redundancy checks (CRC) bytes, conputed from the contents of the address mark and bytes 0-3 using the polynomial

$x^{16} + x^{12} + x^5 + 1$

This polynomial catches all single and double errors, all errors with an odd number of zero bits, all burst errors of length 16 or less, 99.997% of 17 bit error burst, and 99.998% of 18 bit and longer bursts. [Ref. 1] Bytes 0 thru 3 contain the head, cylinder, and logical sector addresses. The data field contains user data for transfer to or from



12.3

12.3

Pigure 2.1. Disk Format


TABLE I

Specification Summary

the host system. This data field contains the preamble, data mark, data, ECC, CRC, and postamble. The gap provides tolerance for disk speed variation.

C. THE COMMANDS

The command set is divided into three classes: (1) class one which is a nondata transfer, (2) class two command which transfers data from the controller to the host and (3) class

command that transfers data from the host to the three controller. Each data surface of the disk must be prerecorded with the desired format before normal use. The class one command or initialize command is used to initialize the tracks and verify the format. A user utility program is required to initialize then verify each track on the disk with the desired format. This program can be found in Appendix A. The class command byte coding can be seen in Figure 2.2. Bits 0 & 1 define the class, bits 2,3 and 4 are described in Figure 2.2, and bit 5 is not used. Bit 6 is the seek command and bit 7 sets the automatic retry.

The class two read command involves data transfers from the controller to the host. The class two command byte coding can also be seen in Figure 2.2. The four basic commands specified by bits 2 and 3 can be executed in a number of different modes depending on the value of bits 4-7. Table II provides a breakdown of the definitions of each bit of the class 2 command byte.

The write command or class 3 commands pertain to data transfers from the host computer to the disk controller. The class three command byte coding can be seen in Figure 2.2 Bits 4-7 have the same definitions as they did for the read

TABLE II

Read Command Byte

Bits 0,1.....02h. Class 2 code. Bits 2,3.....Command code: =1..... Correction. The contents of the sector buffer undergo a correction attempt. =2.....Read with address check override. =3.....Normal read. Bit 4.....Track. Selects logical or physical sector sequencing. Bit 5.....Selects direct/buffered mode. Bit 6.....Seek. Bit 7.....Automatic retry override.

command byte. Bits 0,1 contain a 03H identifying the class command. Bit 2 selects the write or verify command. If bit 2 is equal to one it is the write command. Host data is transferred to the controller and is written onto the disk in the mode specified by bits 3-7. Automatic rewrites occur if bit 3 is a 1. If bit 2 equal 0 implies the verify command. Host data is compared byte-for-byte against data read from the disk. This command is normally used directly



CLASS 2							
7	6	5	4	3	2	1	0
R T O	S E EK	D I R T	T R A K	с	MD	1	0
CMD CODE= 0 CORRECT 1 READ WITH DCO 2 READ WITH ACO 3 NORMAL READ							



Figure 2.2. Class Command Byte Coding



. . .

after a write command to verify that the data has been correctly recorded. Bit 3 fcr write commands is an automatic read-after-write process performed as each sector is written.

D. PARAMETER AND TERMINATION BYTES

The Micropolis Winchester disk requires six parameter bytes for transmitting address data. The six parameter bytes contain address and control infromation associated with each command. All parameter bytes must be transmitted to disk controller even though some may not be used. A brief description of each parameter byte can be seen in Table III.

The next byte to be presented is the termination status byte. This byte is made available by the disk controller at the end of each command, and contains an error code which identifies an error condition that may have occurred during the command. If zero, the command has been successfully completed; if non-zero the code value indicates the reason for termination.

E. BUS PROTOCOL

1. <u>General Operation</u>

A command on the Micropolis disk is initiated by writing a command byte to the control port, followed by the



TABLE III

Parameter Bytes

Parameter 1......Head Address, Unit Address Parameter 2.....LSB of Cylinder Address Parameter 3.....MSB of Cylinder Address Parameter 4.....Starting Sector Address Parameter 5.....Sector Spacing Code Parameter 6.....Spare Sector Location

six parameter bytes, described in the previous section, and a GO byte to the data port of the controller. The command bytes specifies the type of command, while the parameter bytes contain the associated address information. The GO byte causes the command to be executed and may contain any value. All eight bytes must be transmitted to the controller even though some are not used in certain commands. The use of the GO byte in the command protocol allows the host to ensure the controller has correctly received the command and parameter bytes prior to execution. As each of the command and parameter bytes is received by the controller it is copied into the controller's input buffer and made available to the host. When the GO byte is received, the controller goes busy and proceeds to execute the command. Data transfers between the host/controller/disk take place as required.

2. Host I/O Protocol

Figures 2.3,2.4,2.5 show the I/O bus protocol that must be performed by the host to successfully communicate with the controller. This may be implemented in any combination of hardware/software. The READ data and WRITE data transfer loops given in Figure 2.4 are implemented when the data transfers are performed by a relatively slow host (i.e., in programmed I/O mode by a microprocessor, for example). This protocol applies when transfers are performed in buffered mode.

F. MICROPOLIS INTERFACE REQUIREMENTS

The host interface to the 1223 is made through a 34 pin edge connector. Pinouts and timing requirements are shown in Figures 2.6,2.7. The interface is structured around an 8 bit bidirectional bus and the three control signals WSTR, RSTR, and DATA. Information is output to either a control (command) or data port using write strobe(WSTR), and input from a control(status) or data port using read strobe(RSTR). DATA selects the port in use. These exchanges are controlled by the host making use of handshake flags in the status





Figure 2.3. Host I/O Protocol





Figure 2.4. Read/Write Protocol





Figure 2.5. Command Verify/Wait Status Protocol



TABLE IV

Status Byte

```
Bit 0.....Input ready (IRDY). Input buffer
contains a byte for the host.
Bit 1....Output ready (ORDY). Host may out-
put a byte.
Bit 2.....Always=1
Bit 3.....(Reserved)
Bit 4....CBUSY/
Bit 5....DREQ
Bit 6.....OUT
Bit 7....ATTN
```

byte. The status byte is accessed by reading from the control port. It contains controller status information which coordinates the exchange of information with the host. The status byte coding can be seen in Figure 2.8 and the description of the individual bits are summarized in Table IV The interface signals described in Figure 2.6 are defined in Table V With the knowledge of the interface requirements presented in this section it is now necessary to look at the host computer and it's requirements for an interface.



TABLE V

Interface Signals

SEL.....Selects the addressed disk controller ENABLE.....Normally held true. Used for programmed reset. BUS0-7.....Bidirectional tristate 8 line bus. WSTR.....Write strobe. RSTR.....Read strobe. DATA......Selects the control or data port. CBUSY/.....Controller busy. Cleared when command issued, set when command is terminated. ATTN.....Attention. Set true at the end of each command when CBUSY/ changes. DREQ.....Data request. This flag requests the transfer of each byte of user data tc/from the controller. OUT......Specifies the direction of data transfer.

J101 CONNECTOR PIN					
SIG	GND	NAME	DESCRIPTION	SOURCE	
2	1	BUS7/	(most significant)	Host/Controller	
4	3	BUS6/			
6	5	BUS5/	Bi- Directional		
8	7	BUS4/			
10	9	BUS3/			
12	11	BUS 2/			
14	13	BUS1/			
16		BUSO/	(least significant)	Host/Controller	
15			(Reserved)		
18	17	ATTN /	Attention	Controller	
20	19	DATA/	DATA/CONTROL SELECT	HOST	
22	21	RSTR/	READ STROBE	HOST	
24	23	WSTR/	WRITE STROBE	HOST	
26	25	ENABLE	CONTROLLER ENABLE	HOST	
28	27	SEL/	CONTROLLER SELECT	HOST	
30	29	CBUSY	CONTROLLER BUSY	CONTROLLER	
32	31	DREQ/	DATA REQUEST	CONTROLLER	
34	33	OUT/	DIRECTION of DATA TRANSFER	CONTROLLER	

Figure 2.6. Host Interface Pinout





Figure 2.7. Host Interface Bus Timing



STATUS BYTE

7	6	5	4	3	2	1	0
A T T N	O U T	D R E Q	CBUSY		1	O R D Y	I R D Y

Figure 2.8. Status Byte Coding

and the second second second

III. THE INTEL 80/20 SBC

A. SBC CHARACTERISTICS

For the purpose of this thesis the author feels a brief general description of the Intel 80/20-4 is in order. This is followed by a more in depth presentation of its' I/O capabilities which will prove more useful in the actual interface design that follows.

The SBC 80/20-4 is a member of Intel's line of self-contained computers based on the powerful 8-bit n-channel MOS 8080A CPU. The SBC 80/20-4 is a complete computer system on a single 6.75 by 12 inch printed circuit board. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, interval timer, bus control logic and drivers all reside on the board. The 8080A has a 16 bit program counter which allows direct addressing of up to 64K bytes of memory. An external stack, located within any portion of memory, may be used as a last in/first out stack to store and retrieve the contents of the program counter, flags, accumulator and all of the six general purpose registers. A sixteen bit stack pointer controls the addressing of this external stack. Sixteen line address and

eight line bidirectional data buses are used to facilitate easy interface to memory and I/O.

A programmable serial communications interface using Intel's 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the board. The USART can be programmed by the system's software to provide virtually any serial data transmission technique presently in use. The 8251 provides full duplex, double buffered transmission and receive capability.

The SBC contains 48 programmable parallel I/O lines implemented using two Intel 8255 Programmable Peripheral Interface (PPI) devices. The software is used to configure the I/O lines in combinations of unidirectional input/output, and bidirectional ports. Therefore, the I/O interface may be customized to meet specified peripheral requirements. In order to take advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators.

B. SBC INTERFACE REQUIREMENTS

1. The 8255 PPI Operational Summary

For the interface considerations presented in the preceding sections the disk controller dictates an 8 bit

bidirectional bus for data transfer. With this constraint in mind only the 8255 PPI need be discussed in detail.

The parallel I/O interface logic on the SBC 80/20-4 provides 48 signial lines for the transfer and control of data to or from the peripheral devices. Sixteen lines have a bidirectional driver and termination networks perminantly installed. The remaining thirty-two lines are uncommitted. Sockets are provided for the installation of active or passive driver/termination networks. The optional drivers and terminators are installed in groups of four by insertion into the 14 pin scckets. A basic block diagram of a single 8255 PPI can be seen in Figure 3.1. The two 8255 devices allow for a wide varity of I/O configurations.

The 8255 contains three 8 bit ports (A,B, and C). All can be configured in a wide varity of functional characteristics as described in Table VI. The 8080 CPU dictates the operating characteristics of the ports by outputting control words to the 8255.

There are three basic modes of operation that can be selected by the system software. Mode zero is the basic input/output mode. Mode one is concerned with a strobed input/output while mode two is the bidirectional bus mode.


Figure 3.1. 8255 Block Diagram



TABLE VI

Port Definitions

Port A....One 8 bit data output or input latched buffer. Port B....One 8 bit data I/O latch buffer

and data input buffer.

Port C....n25 8 bit data output latch buffer one 8 bit data input buffer. This port can be divided into two 4 bit ports under mode 2 operations.

A summary of the mode deffinitions and port configuration can be seen in Table VII. Due to the fact that the disk controller's requirement for an 8 bit bidirectional datalines it will only be necessary to discuss the mode 2 operation of the 8255 here.

The mode 2 bidirectional bus I/O configuration provides a means for communicating with a peripheral device or structure on a single 8 bit bus for both transmitting and receiving data. Handshaking signals as seen in Table VII are proviged to maintain proper bus flow. Interrupt generation and enable/disable functions are also available. It is apparent from Table VII that mode 2 is only used in port A. Port C provides the five bit control port while port B can

TABLE VII

Mode Definition Summary

MODE O			MOD	DE 1	MODE 2	
IN		CUT	IN	OUT	GROUP A ONLY	
PAO	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA2	IN	CUT	IN	OUT	BIDIRECTIONAL	
PA 3	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA4	IN	CUT	IN	OUT	BIDIRECTIONAL	
PA5	IN	OUT	IN	OUT	BIDIRECTIONAL	
PAG	IN	OUT	IN	OUT	BIDIRECTIONAL	
PA7	IN	CUT	IN	CUT	BIDIRECTIONAL	
PBO	IN	CUT	IN	OUT		
PB1	IN	OUT	IN	OUT		
PB2	IN	OUT	IN	CUT		
PB3	IN	CUT	IN	OUT		
PB4	IN	OUT	IN	OUT		
PB5	IN	OUT	IN	OUT		
PB6	IN	OUT	IN	O UT		
PB7	IN	CUT	IN	OUT		
PC 0	IN	OUT	INTR(B)	INTR(B)	I/0	
PC 1	IN	OUT	IBF(B)	OBF (B)	I/O	
PC2	IN	CUT	STE(B)	ACK (B)	I/0	
PC 3	IN	OUT	INTR(A)	INTR (A)	INTR (A)	
PC4	IN	OUT	STB(A)	I/0	STB (A)	
PC 5	IN	OUT	IBF(A)	I/0	IBF (A)	
PC6	IN	CUT	I/0	ACK (A)	ACK (A)	
FC7	IN	OUT	I/0	OBF(A)	OBF (A)	

be used in mode 0 or 1. It should also be noted that both the inputs and outputs are latched. A high on the INTR (Interrupt Request) output can be used to interrupt the CPU for both input or output operations. The OBF (Output Buffer Full) output will go low to indicate that the CPU has written data to port A. A low on the ACK (Acknowledge) input enables the tristate output buffer of port A to send out the data. A low on the STB (Strobed Input) indicates that data has been loaded into the input latch while IBF (Input Buffer Full) output indicates that data has been loaded into the input latch. It might be pointed out at this time that all or none of the handshaking signals just presented can be used for the 80/20 to function properly.

C. THE INTELLEC MDS SYSTEM

The Intellec MDS was used in this thesis as the design center for the 80/20 SBC. The Intellec is a complete microcomputer design system that provides total support through the entire production design cycle. The MDS is also modular, which allows custom tailoring of systems.

The standard Intellec MDS system has four main components: (1) central processor, (2) frount panel control unit (3) a monitor module and (4) 16K RAM. The central processor

of the MDS system is an Intel 8080 with the same capabilities as the SBC 80/20 discussed earlier. The processor was used to develope the software and provide a means of loading the interface programs into the 4K RAM of the SBC. Memory and I/O interface logic is also provided on the CPU module. The module drives a three state, 16 line address bus, which communicates with the external memory and I/O device decoding logic. A bidirectional, 8 line data bus provides the means for the actual data transfers. The CPU module can address up to 65,536 bytes of memory. The 16K RAM module provides the Intellec MDS system with 16,384K by 8 bit words of dynamic random access memory. There are four RAM modules used in the MDS utilized in this thesis, for a total of 64K RAM. The monitor module of the resident CPU was not used for the interface developement but the monitor that resided on the SBC was used, therefore a brief description is in order. The monitor module enables the MDS system to have firmware storage for the monitor program and I/O interfaces with peripheral devices such as teletype, CRT, line printers, or paper tape readers. The monitor module can include 2048 by 8 bit words of ROM for storage of the system monitor program. The monitor program used on the SBC is

identical to the DDT(Dynamic Debugging Tool) program associated with Digital Research's CPM operating system. The monitor module in conjunction with a CRT for instance can be used to control the transfer of data, control, and status information between the SBC and it's associated I/O device. Here again it must be pointed out that the monitor of the MDS system was not used but the monitor on the SBC, which is identical, was utilized. The frount panal control module drives the INTERRUPT, RUN and HALT switches. This module served to provide a means of interrupting the execution of a program to allow the user to monitor the progress of the program or check the contents of the registers.

IV. THE INTERPACE DESIGN

A. HARDWARE

In the preceding chapters the characteristics and interface requirements for the hardware involved in this thesis was presented. In this chapter the author describes the actual interface used and the software developed to successfully communicate with the disk.

1. The Micropolis1223-1

The first consideration for building the hardware interface for the Micropolis disk was to determine which of the provided handshaking lines would be required to operate the system in the buffered mode. Using the descriptions provided in Figure 2.6 and Table V it is apparent that the signals which source is the host would be necessary for the disk controller to function properly, but those which source is the controller could be implimented in the software. Inotherwords, the signal lines ATTN, CBUSY, DREQ, and OUT are also flags in the status byte. These lines were provided for the flexibility of operating the disk in a DMA environment. Inaddition, the only other lines required were the SEL and ENABLE lines. Using the definition of SEL from Table V this line was connected permanently to a +5V source

because there was no other disk controller in the system. The ENABLE was used as a programmed reset at the beginning of each execution of a read or write command.

2. <u>Intel 80/20 SBC</u>

It was established in Chapter III that the SBC's PPI would be required to operate in mode 2 to satisfy the bi directional needs of the Winchester disk. Looking at the signals available at port C of the PPI in the mode 2 column of Figure 3.1 it is conveniant to utilize the three I/O lines PCO-PC2 to accommadate the WSTR, RSTR, and DATA lines. This is an obvious decission for two reasons. First of all port C in mode 2 can be divided into 2 four bit ports leaving port B available for mode 0 or 1 operations for the remaining control lines. Secondly, since PCO-PC3 belong to port C(L) it has an available socket (A4) which is ideal for the terminator network that is required by the disk; more on this later under electrical considerations. The remaining handshaking signals were specifically designed for a DMA mode. Since the PPI was programmed for bidirectional bus transfer and operating in a buffered mode the output signals OBF, IBF were not needed. Likewise, since the SBC was the only device requiring access to the Winchester disk the INTR

line was not employed. The SBC does require 2 inputs for proper operation those being ACK, and STB. Using the description of RSTR in Chapter II it is the ACK signal required by the SBC. This implies that all that is necessary for this particular handshake is a feedback of RSTR to the SBC on every read command. The ENABLE line mentioned in the preceding section was designed as a reset taking it's inputs from port B at PBO and passing it through a termination device before connecting it to the disk controller. A basic block diagram of the data and handshaking lines can be seen in Figure 4.1 and the interface pinouts are described in Figure 4.2.

B. ELECTRICAL CONSIDERATIONS

The 1223 requires the same D.C. supply voltages as an industry standard 8 inch flexible disk drive. The Winchester disk was mounted in a dual floppy disk frame. This was done with only a slight modification to the mounting brackets. The interfacing of the handshaking signals required buffer/driver gates with an open collector output. The DM7438 is a quad dual input NAND gate with the desired open collector feature which made it ideal for the control lines.



Figure 4.1. Interface Block Diagram



	HOST	DISK			
FUNCTION	PORT	PIN#		FUNCTION	PIN#
DATA (MSB)	PA7	34		DATA (MSB)	2
DATA	PA6	36		DATA	4
DATA	PA5	38		DATA	6
DATA	PA4	40		DATA	8
DATA	PA3	42		DATA	10
DATA	PA2	44		DATA	12
DATA	PA1	46		DATA	14
DATA (LSB)	PAO	48		DATA (LSB)	16
ENABLE	PBO	16		ENABLE	26
SEL	PB1	14		SEL	28
ACK	PB2	12			
	(F/B T	<u>) PC6)</u>			
WSTR	PCO	24		WSTR	24
RSTR	PC1	22		RSTR	22
DATA	PC 2	20		DATA	20
STB	PC4 (F/B t	22 PC4)			

Figure 4.2. System Interface Pinout

The electrical hcst interface used can be seen in Figure 4.3. The SBC 80/20 had the 8226 four bit parallel bidirectional bus drivers with their associated 1K pullup resistors installed. Also each line out of the SBC is



inverted as is the input of the disk controller eliminating any need for inverters in the data lines. The actual connection was achieved through a 34 pin flat cable attached to the disk controller edge connector J101.

C. SOFTWARE

1. Initialization and Verification

Each data surface of the disk must be prerecorded with the desired format before normal use. Three initialize commands are provided for this purpose. These commands can be reviewed in section C of Chapter II. This program can be seen in Appendix A. The initialize and verify program (INTVFY.ASM) combines the two commands INITIALIZE TRACK and VERIFY FORMAT into one command (19H). The flow diagram of Figure 2.3 was used to implement this user utility program, with some slight modifications. The decision loops at the bottom of the flow diagram for read and write commands were eliminated to prevent an accidential INTVFY being executed which would destroy any user data on the disk. This is some what redundant due to the fact that command echoing is used in the protocol to prevent just such errors. The intialize and verify routine does not envolve any data transfers between the disk controller and the host. The INTVPY program

is designed to format one entire platter side by holding all parameter bytes fixed except the cylinder address bytes. Once the single disk side is completed (approx. 18 sec) the user can change the head address parameter byte using the monitor on the SBC with the substitute (S) command and then restarting the program. The entire disk drive can be reformated in 5 minutes using this technique.

The read and write program is a variant from the INTVFY.ASM program in that it is comprised of a series of subroutines whereas INTVFY.ASM is a single string without any branching. Subroutines were written for the most frequently used modules such as IRDY, ORDY, STATUS, and CBUSY. This proved to be slower than ideal execution time due to the number of FUSH and POP commands that are enherant with subroutines. The read or write program (READRITE.ASM) can be seen in Appendix B.

D. SOFTWARE TIMING

The execution of a controller command consists of three phases: initiation, execution, and termination. In the intiation phase, the controller decides the command specified by the host, verifies the validity of parameters and performs housekeeping functions necessary to execute the

command. In the execution phase, the requested functions are performed. In the termination phase, the controller performs post execution housekeeping and determines the termination status for the command.

An example of the software timing, as required by the delays specified in Figure 2.7, can be seen in the ORDY subroutine in Appendix B. The majority of the software timing involved an extensive use of the IN and OUT commands since the program is basically concerned with I/O data manipulation. By outputting a 02 hex to the SBC control port E6, in this example, the RSTR pulse is turned on at the control port (port C(L)). This followed with a 00 hex to the same port turns off the RSTR. The user is also reminded that anytime a read strobe control word is being pulsed that this is also pulsing the STB control line of the SBC. This latches in the the disk controller status byte which is then moved into the accumulator to mask the ORDY bit (bit 1 of status byte).

An example of writing a command byte to the command port can be seen in Appendix A. Using the timing diagram Figure 2.7 to write a command byte to the disk controller command port WSTR needs to be pulsed and the ACK to the SBC's 8226

must be turned on before pulsing and then off after strobing is completed. The pulsing sequence can be seen on line 70 of Appendix A. Here the command INTVFY is being sent to the disk controller's command port. The command is first latched into the SBC's data port (E4). The ACK line is next turned on at the SBC control port E5 followed by the strobing of WSTR. The sequence is completed by restoring the 8 DATA lines to the input mode by turning ACK off.

The next example is the writing of a parameter byte to the disk controller data port. This can best be demonstrated by looking at the PRAM1 module of the INTVFY program in Appendix A. For this particular case the parameter byte to be sent out contains all zeros. By using Table III this implies that the head and unit address is zero. The pulsing here is the same as it was in the preceding example except that the data control line of E6 is pulsed prior to the WSTR line pulsing and turned off upon completion of the WSTR pulse going low. This technique complies with the timing delays in Figure 2.7. The measured pulse delays are in agreement with Figure 4.4 which is the calculate values of the delays.



1. All signal lines are low true at the interface connector and high true into drivers and out of receivers.

2. Interface signal levels are low= 0-0.4V@25mA.

3. Host provides 1K pullups on Bus 0-Bus7.

4. 220/330 ohm terminators are installed in 1223 module.

Figure 4.3. Electrical Interface





MVI= 7 STATES f OUT= 10 STATES

Figure 4.4. Calculated Pulse Timing

When the disk controller has received and verified the command byte, six parameter bytes, and the GO byte the disk controller goes low and executes the command. The disk then transfers to or from the host 512 bytes of user data. This data is then stored in the buffer titled TABLE1 in the program in Appendix B. Upon completion of the data transfer the disk controller finishes up the termination phase by



issuing the termination status byte to the host computer. A breakdown of the termination status byte error codes can be seen in Reference 2.
V. CONCLUSIONS AND RECOMMENDATIONS

From Chapter IV it would appear that the interface design was a clear and strightforward process. However, the author encountered several inconsistancies that made the job not so candid. The facts that the author was unfamiliar with the hardware and had very limited exposure to assembly language programming techniques compounded the task.

A. INTERFACE DIFFICULTIES

One of the first difficulties encountered in the design phase of the interface was how to best utilize the large number of handshaking lines and to determine which ones would not be necessary for operations in the buffered mode. Too few of the lines had the same definitions or functions compounding the problem. The documentation provided for the SBC 80/20 was confusing caused mainly by the number of options, modes, and port definitions that are available. The documentation pertaining to the Micropolis disk was the author's biggest stumbling block. The manual refered to "track oriented" commands and "noraml commands". It took a number of hours of reading and rereading the manual in

51

conjunction with phone calls to the manufacturer to resolve the difference. It was at the last possible minute that the author was able to ascertain, from the manufacturer, a statement that the AUXILLARY STATUS bytes, which contain detailed drive and controller status information, was incorrect in the manual and that two revisions had been made to the text.

The MDS system provided additional hardware problems. At the outset of the project the SBC was being used on the double density MDS system. This being the only double density system at NPS a waiting list to use the system was necessary. Once a dedicated MDS system was assigned to the project the problem was traded for another. The second system is a single density version MDS which possessed the frustrating cronic habit of crashing the O/S and the directory once a week not to mention burning out the power supply. The author lost 8 hours a week just recovering from these failures and updating backup disks.

B. RECOMMENDATIONS

One of the recommendations for future hard disk operations in the AEGIS modeling system would be to modify the system presented here to allow the disk to operate in

52

the DMA mode. This would require some hardware and software alterations to the present system.

The hardware changes would include making use of handshaking lines provided as four output lines of the disk controller namely: ATTN, CBUSY, DREQ, and OUT. These four lines could be connected to the A port of the second PPI on the SBC. Using port A would eliminate any need for adding drivers or terminator networks because they are already installed. Then by polling this port it would eliminate the need to read in the status byte after every transfer of a byte to check for flags. Two additional inputs would be required on the host computer side for OBF and IBF to prevent an overrun of data during transfers.

The read and write command software would need only a slight modification. The READ and WRITE flow diagrams presented in Figure 2.4 would be modified to conform to the flow diagrams in Figure 5.1. These read data and write data transfer loops would provide a general transfer protocol which is insensitive to sector length, number of sectors being transferred, and the speed of the host interface. In the direct mode, the host interface must provide for response to all data requests at disk speed.

53

Before the Micropolis disk can be fully implemented in the AEGIS modeling system it will require a Customized Basic Disk Operating System (CBIOS). The author had originally intended to include a CBIOS as an appendix to this thesis but was unable to do sc because of the number of hardware failures of the MDS system.



Figure 5.1. Alternative Data Transfer Protocol



	ORG	3000H
****	THIS IS A USH EACH TRACK OF INITIALIZE TH USING HEAD, OF INFORMATION OF BYTES. DATA H VERIFY FORMAT IALIZED READS PATTERN	R UTILITY PROGRAM TC INITIALIZE THEN VERIFY THE 1223 DISK WITH THE DESIRED FORMAT. ACK WRITES ENTIRE LENGTH OF CURRENT TRACK YLINDER, SECTOR SEQUENCING, AND SPARING CONTAINED IN THE ACCOMPANYING PARAMETER FIELDS CONTAIN 51H IN ALL DATA LOCATIONS. VERIFIES THAT THE TRACK IS CORRECTLY INIT SENTIRE TRACK AND COMPARES AGAINST ORIGINAL
•		NOP
**	**************************************	SUBACLEARACCUMSTAPRAM2ZEROOUTPRAM2STAPRAM3ZEROOUTPRAM3ADI6LOADCOUNTERINTOMOVB.ABREGISTER.
; **		MVI A.OCOH :PRCGRAM 8255 TO CUT OE7H MODE 2. MVI A.OO4H INITIALIZE ACK/ OUT OE5H ;OUTPUT ACK/ TO PT. B
****	READ STATUS	**************************************
	CBUSY1:	MVIA,002HRSTR CMD TO CONTROL PORTOUTOE6HRSTR PULSE OFFOUTOE6HREAD STATUS WORDIN0E4HREAD STATUS WORDANI010HIS CBUSY TRUECFI010HOR FALSEJNZCBUSY1CONTROLLER BUSY GO BACK
* * * * *	**************************************	**************************************
•	ORDY 1:	MVIA,002H:RSTRCMDTOCUT0E6H:CONTROLPORT.MVIA,000H:PULSERSTRONOUT0E6H:THENOFF.IN0E4H:READSTATUSBYTE



*:	***	***	***	**	ic sje s	it ait ai	t sje s	i i i i i i i i i i i i i i i i i i i	**	**	ak a	t ajt :	**	k s	k ak	**	aix ai	ic sic	in a	t sit	it it	e sie s	k sk	ale ale	k sk		sk sk	**	e sie s	ic sic si	e ste st	e site
 ****	LO AN		CO VER	HI FI			B C C	YT N	E OF	1 D	IS	C N S K	TO	•	20	NT	R	DL	LE	R	E te ste	0	R	IN	I]	CI.	AL	IZ	AI	CIC	N	****
											A OF A OF A OF A OF A OF	0405060605	19 日 00 日 00 日 00 日 00 日 00 日 00 日 00	H H H					AI TRN RTFLSSILS SI PO	C	CN MI AC F R E T		1 I I I I I I I I I I I I I I I I I I I	TO ON W O O K/			TP	UT O	AC	?T.	14.	
*****	CC ST			EBY	C(T)			ND	V	ER	IE	Y	C	F -	C	0M	MZ	A N	D	В	¥1	E	B	Y	RI		DI	NG		6 3 4 6 3 4		*****
		OF	RDY	2:							A CE OCO	0 6 6 6 4 2 2 1 0	02 H00 H H H H H Y 2	H			HOOTENTI	SMN HERES	TE D AND AND KEO	PNN	CM OF OF OF	ID T P ID I I I I I I I I I I I I I I I I I	T [U [2] ?	o s : Ls:	BY	T	E	~ ~	4 4			
 ****	*** IS	*** I N	*** 1 P U	** T	B	* **	EI	kaka R - 1	⊧×: RE	** AD	** Y	**	**:	** IE	: :#c: 2	** I	** S	** I	** NP	:≠: • U	** T	B	k #: J P	**: Fei	* ≉	r#: Fl	** JL	** L?	**).	••	•	****
 **	k alk alk a	*** IF	*** DY	**		k ak a				**	A OE OE OE OE OE OE OE	00 60 61 11	** 02: H00: H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1 H1	* * H		**	**		** LSCN RNTR ADK I	E O R	** NI PUISIE DY			**: Pi 5	** MI OF BY	:*:) [T]	**	**	**	L * L *	***	*
 * * * * *	C01	*** MPA RRE	RE CT	×* FNE	EC SS	*** CEI	** • ¥ 1 E E	E E R R C	C.	** MD M	** SG	Y	** re 1	i i	11 10	** TH TP	** UI) R.	** IG IF		** P IN				** N C 1	T(***: 0 • •	** V E	**	:**		****
 **	k alkalk a	***	***	**	inite of	k sik si	MI OL NO		je aje a	**	A OE A-	0(61	• • • • 0 4 : H 0 6 :	k a H	2 3 4 2 3	4 : 3 4 :	** 1111R	W OIS	** RN ME TR	•	×× DA NI DE SD	TI LI	P	¥≭: PU: I.	** LS Ul	E S	•** 0	* ≯ N	**	: ale ale	a de a de	: : :

;



		***	**			OU MV CU NCI NCI NCI NCI NCI NCI NCI NCI NCI NCI			OE OE OE OE OE OE OE	6E006 006 499 8 8		i i i i			TUUTUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	DA: DA: DA: DA: DA: DA: DA: DA: DA: DA:	CONCENN DKORE	N'ON DI CI	T. FP EL FF MD GI		T. ST. AT. VT. ER	R	O L I E R A T O R	NL IN IP TE M	Y E O Y RN SG	A (CU 1	м.	
*****	WR J TO		P. TA **	ARI PC	ME1 DRT.	E-R	B¥ ***	TE	**	 1 **	CC	EN C		: N	 11 **	iG kates	++ ₩	E.	**:	A **	.DD	:#::) :#:2	* * A **	**	** C		PU	·**	*****
		PR	AM	1:					AOE E E AOE AOE	040506 0606 0605) 0H) 0H) 4H) 5H) 4H) 0H) 0H) 4H				O TPTTTPOTTTO RP		PUNINCES NCEI II	TTIAE ONDO OONDE RB	P H K I L S C F I L S C F I L		AMADON TAON TT. ST. TST. F. K	O R		R DR NE TA PO NL	BY	TIS	ZE	RO)
***			**' ND **	*** 17 ***	*** RIF ***		*** FOB ***	** F	** IR **	** ST **	: #:# : : #:#	××	*** A ! : * *		** TI **	inter 2 R internet	** B **	** Y: **	rie: re:	* * • •	** • **	* 3	**	**:	**	40 340 3 40 340 3		**	****
		OR	DY	3:					A A A A A A C E O C O O O C R	00 60 60 60 60 60 60 60 60 60 60 60 60 6	2H 0H	I			RCONHEATS		R AAN MAN D K E D R	CI NI D S CI OI D	ID FF RD RD X3	PO IU Y 3 F A	O RT S LS	B	ΥT	E					
****	*** IS	** TH	*** E) ***		****		*** [R0	**	** ER **	** 5 **	** EA	** DY	itatica E Itaticatica	20:	** R **	(1) (1) (2) (2)	** NP **	**	icalica C icalica	** (I **	** RD **	** Y) **	**	** ?. **	** ••	(c =		**	****
9		IR	DY	2 :					A OE OE OE	00 6H 00 6H	2H 0H				PUTT		SE CO N R D	N NOI PU ST			Cp	M I O I B I	DAT	E					



•			CPI JNZ	001H 001H IRDY2		MASK IS IF	IRDY2 RDY2?.			
* * * * *	******* READ BA ******	*****	* ****** RAMETER ******	****** BYTE ******	**** 1 FO ****	***** R VERJ *****	FICA1	**************************************	e ale ale ale ale ale ale ale ale a • •	**** * * * *
••••			MVI OUT NOP MVI OUT MVI OUT NCP MVI IN ANA JNZ CCR HOV CPI JZ MCV	A,004H OE6H A,006H OE6H A,004H OE6H A,000H OE6H A ERRMSG B A,B OO0H GOBYTE B,A	2	TURN TO CO TIME RSTR READ TURN TO CO TIME TURN LOAD WRITH LAST IF SO GO THEE	ON DA NT. H DELAY & DAY BACK OFF H DELAY OFF S PRAM OFF S PRAM IS TH PARAM GO H WISE	ATA LII PRAM1 STR OF T. TROBE I INTO ERROR HE AETE R I SAVE I	NE SE NLY ACCUM. SRIFY MSG 2. BYTE ? PRAM CO	
*****	******** WR ITE P AND OUT TION CA	***** ARAME PUT T RRY O ****	******* TER BYT O DATA VER TO *******	******* E 2 CO PORT. I PIAM. B ******	**** NTAI F Pr YTE ****	****** NING I am 2 I 3 AND *****	SE OF S IN CONT	CYL. OVERFI ENUE TO	ADD. LOW CONI D VERIFY	**** * 0- * 2- * * *
			LXI MCV OUT PUSH MVIT MVIT NOUT NOUT NOUT NOUT NOUT OUT	H, PRAM2 OE4H D, A OE5H A, 000H OE6H A, 005H OE6H A, 005H OE6H A, 0004H OE6H A, 000H OE6H A, 000H OE6H A, 000H OE6H A, 000H OE6H A, 000H		LOAD MOVE PUT E SAVE TURN TURN TURN TURN TURN TURN TURN TURN	ADD. PRAM PRAM2 PRAM2 PRAM2 ACK/ ON DA ONT. H DELAY OFF H DELAY OFF H DELAY TO PO RE AC	PRAM2 VALUE TO OUT ON ATA LIN TA LIN THEN ON STR ON T.	IN HL I TO ACCI PUT POI E NE FF NLY	REGS. JM RT
* * *	******** COMMAND	*****	******* Fy For	******* SECOND	**** PARA	****** METER	***** BYTE.			****
эд 3 1	o RDY	*****	MVI	A,002H	~~~ ~ *	;RSTR	CMD.	TO	an a	ы. Ф. Ф. Ф.



;	CUT MVI OUT IN ANI CPI JNZ	0 E6 H A,000H 0 E6 H 0 E4 H 0 02 H 0 02 H 0 02 H 0 RDY 4	COMMAND PORT. PULSE ON AND THEN OFF READ STATUS BYTE MASK ORDY 4 TRUE OR FALSE IS ORDY4 ?	
* * IS THE DISK *	CONTRO	LLER READY	**************************************	
IRD¥3:	MVI OUT MVI CUT IN ANI CPI JNZ	A,002H 0Ė6H A,000H 0Ė6H 0E4H 001H 001H IRDY3	PULSE RSTR CMD TO CONTROL PORT TUEN OFF RSTR PULSE READ IN STATUS BYTE MASK IRDY 3 TRUE OR FALSE IS IRDY 3 ?	
**************************************	******	**************************************	**************************************	
	MVI OUT NCP MVI OUT NVI OUT NVI OUT IN	A,004H 0E6H A,006H 0E6H A,004H 0E6H A,000H 0E6H 0E6H	TURN ON DATA LINE TO CONT. PT. TIME DELAY RSTR & DATA PULSE READ BACK PRAM2 TURN OFF RSTR ONLY TC CONT. PT. TIME DELAY TURN OFF STROBE LOAD PRAM2 INTO ACCUM	
*************** *COMPARE Pram. * TRACK NUMBER *	****** EYTE OR IF	*********** 2 WITH ORIG CHECK FAIL	**************************************	
****	******* POP CMP JNZ INR JZ MOV DCR MOV CPI JZ MOV JMP	D D ERRMSG3 A CARRY M,A B A O O O B C O B C O N T I N U E R M S C A N M S C A N M N M S C A N M S C A N M S C A N M S C A N M S C A N M S S C A N M S C A N M S C A N M S C A N M S C A N M S S S C A N M S C A N M N M S S S S S S S S S S S S S S S S	GET PRAM2 VALUE COMPARE TO ORIGINAL SEND ERROR MSG. 3 CHG. TO NEXT TRACK IF C FLAG SET GO TO CARRY RO OTHERWISE STORE PRAM2 IS THIS THE LAST PARAMETER BYTE ? IF SO GO TO GO BYTE OTHERWISE SAVE PRAM COUNT.	UT



*****	THE CARRY overFLCW C	********** ROUTINE I ONDITION	**************************************	**************************************	*****
•	CARRY:	LXI MOV INR CPI JZ MOV	H, PRAM3 A, M A OO2H EXIT M, A	INCREMENT ADD. TO PRAM3 AND MOV TO ACCUM. INCREMENT PRAM3 IS THIS CYLINDER 579 ?. IF SO END INTVFY. SAVE NEW PRAM3 VALUE	•
* ***	THE CONTIN THAT IS TR	******** UE RCUTIN ANSMIT PA	*********** E IS USED RAMETER BY	**************************************	*** ***
•	CONTINUE	: LXI MOV OUT MOV FUSH MVI OUT NVI OUT NVI CUT NVI CUT OUT	H, PRAM3 A, M OE4H D, A D A, 000H OE5H A, 004H OE6H A, 005H OE6H A, 004H OE6H A, 000H OE6H A, 000H OE6H A, 000H OE6H A, 000H OE6H A, 000H	LOAD ADD. PRAM3 IN HL REG MOVE PRAM3 VALUE TO ACCUM PUT PRAM3 TO OUTPUT PORT SAVE FRAM3 VALUE TURN ACK/ ON PORT B TURN ON DATA LINE TO CONT. PT. TIME DELAY PULSE CN THEN OFF THE DATA AND TURN OFF WSTR ONLY TO CONT. PT. TIME DELAY WSTR TO CCNTRCL PORT RESTORE ACK/ PORT B	5.
*******	COMMAND VE	********* RIFY FOR ********* MVI OUT IN ANI CPI JNZ	**************************************	AMETER BYTE RSTR CMD. TO COMMAND PORT PULSE ON THEN OFF READ STATUS BYTE MASK CRDY5 TRUE OR FALSE IS ORDY5 ?	****
****	IS DISK CO	********* NTRCLLER ******	********* READY FOR ******	**************************************	****



**	IRDY4:	MVI CUT MVI OUT IN ANI CPI JNZ	A,002H 0E6H A,000H 0E6H 0E4H 001H 001H IRDY4	PULSE RSTR CMD. TO CONTROL PORT TURN OFF RSTR FULSE READ IN STATUS BYTE MASK IRDY4 TRUE OR FALSE IS IRDY 4 ?	*
***	READ BACK PAI	RAMETER	BYTE 3 FC	DR VERIFICATION	***
• * *		MVI OUT NOP MVI OUT NCP MVI OUT IN	A,004H OE6H A,006H OE6H A,004H OE6H A,000H OE6H OE6H OE4H	TURN ON DATA LINE TO CONT. PT. TIME DELAY RSTR & DATA PULSE READ BACK PRAM3 TURN OFF RSTR ONLY TC CONT. PT. TIME DELAY TURN OFF STROBE LOAD FRAM3 IN ACCUM	*
** * *	**************************************	BYTE	*********** 3 WITH ORIG 4 OR TRANS	**************************************	
***	*********	POP CMP JNZ MCV DCR MCV CPI JZ MOV	D D ERRMSG4 M,A B A,B OOOH GOBYTE B,A	* * * * * * * * * * * * * *	
**	WRITE PARAMET FOR INITIALIZ	ER BYTH	********** E 4 Contai This Will A	**************************************	
**	****	MVI CUT MVI OUT MVI OUT NCP MVI CUT MVI CUT	A,000H OE4H A,000H OE5H A,004H OE6H A,005H OE6H A,004H OE6H A,004H OE6H	LOAD PRAM4 (START SECT.) LOGICAL SECTOR ZERO TURN ACK/ ON PORT B TURN ON DATA LINE TO CONT. PT. TIME DELAY PULSE WSTR & DATA TO COMMAND PORT TURN OFF WSTR ONLY TO CONT. PT.	

******	NOP MVI A,000 CUT OE6H MVI A,004 CUT OE5H	H TIME DI H TURN CI COMMANI H RESTORI PORT B	ELAY PF PULSE TO D PORT E ACK/	
* START CMD. V * STATUS BYTE. *	ERIFICATION 0	F PARAMETER 1	BYTE 4 BY READING	*****
ORDY6:	MVIA,002CUTOE6HMVIA,000OUTOE6HINOE4HANIO02HCPIO02HJNZORDY6	H RSTR CI COMMANI H PULSE O THEN OI READ IN MASK OI TRUE OI IS ORDY	AD. TO PORT N STATUS BYTE RDY6 FALSE K6 ?	
* * IS DISK CONT *	RCLLER READY ***********	FOR INPUT (II	DY5) ?	* * * *
IRDY5:	MVI A,002H OUT OE6H MVI A,000H OUT OE6H IN OE4H ANI O01H CFI O01H JNZ IRDY5	PULSE H TO CONT TURN OF RSTR PU READ IN MASK H TRUE OF IS IRDY	RSTR CMD. TROL PORT FF ILSE STATUS BYTE RDY5 FALSE S ?	
* * * READ BACK PA * *	**************************************	4 FOR VERIF	CATION	****
	MVIA,004OUTOE6HNCPA,006OUTOE6HMVIA,004CUTOE6HNOPMVIMVIA,000CUTOE6HINOE4H	H TURN ON TO CONT TIME DI H RSTR & READ BH H TURN OI TO CONT TIME DI H TURN OI STROBE. LOAD PH	DATA LINE PT. ELAY DATA PULSE ACK PRAM4 F RSTR ONLY PT. ELAY F RAM4 IN	K JK
* COMPARE PARA * TO PARAMETER *	METER BYTE 4 BYTE 5 OR T ******	WITH ORIG. PARANSMIT ERROR	ATTERN AND CONTINUE MSG. 5	****



•		ANA JNZ DCR MOV CPI JZ MOV	A ERRMSG5 B A, B OOOH GOBYTE B, A	CCMPAR PRINT IS THI LAST P IF SO GO TO OTHERW	E TO OF ERROR M S THE ARAMETH GOBYTE ISE SAV	RIG. VAL ISG. ER BYTE VE PRAM	U E Count
***** * WRI * PRO * THI *	**** TE PARAMET CESSED. FO S NUMBER W ****	******* ER BYTE R INITI ILL ALW ******	********** 5 CONTAI ALIZATION AYS BE 00. ********	******* NING # OF A CO ••• *******	**************************************	TRACK A	***** BE * TIME* *
		MVI OUT MVI OUT MVI OUT MVI OUT MVI OUT MVI CUT	A, 000H OE4H A,000H OE5H A,004H OE6H A,005H OE6H A,004H OE6H A,000H OE6H A,000H OE6H A,004H OE5H	LOAD P 23D OU TURN A PORT B TURN O TO CON TIME D TURN O TO CON TURN O TO CON TURN O TO CMD RESTOR PORT B	RAM5 TPUT PC CK/ ON N WSTR I. PT. ELAY WSTR AN MAND PC FF WSTF I. PT. ELAY FF PULS . PORT E ACK/	ORT D DATA ORT ONLY S E	
******* * STAI * STAI * STAI	********** RT CMD. VE TUS BYTE	******* BIFICAT •	**************************************	******* AMETER	********	BY READ	***** ING * *
	ORDY7:	MVI CUT MVI OUT IN ANI CPI JNZ	A,002H OE6H A,000H OE6H OE4H O02H O02H O02H ORDY7	RSTR C CMD. F PULSE THEN O READ I MASK O TRUE O I S ORD	MD TO ORT ON FF RDY7 R FALSH Y7 ?	BYTE	
***** * * IS * **	******** DISK CCNTR *****	******* CLLER R ******	********* EADY FOR I *****	****** NPUT ?. *****	******** •••• *******	*******	***** * * * *
	IRDY6:	MVI OUT MVI OUT IN ANI CFI JNZ	A 002H OÉ6H A 000H OÉ6H OE4H O01H O01H IRDY6	PULSE TO CON TURN O RSTR P READ S MASK I TRUE P IS IRD	RSTR CN TROL PO FF ULSE TAT BI RDY6 ALSE Y6 ?	D. RT TE	



***	ir air air	***	alt alt a	is sic sic	***	at at at	e sie sie	ate ate	ste ste s	de sie sie	nie nie :	-	- site site	- nie nie	ale ale	- site s	ir sie si	r sde s	de sde sk	r stra	ie ale al	ىلە خلە خا		مله مل مل	-
* * *	RE	AD ***	BA (C K	PAR	A ME	ETE	R	BY	TE	5	FO	R	VE	RI	F	ICA	T	ION			r m m	e sile sile :	***	***
•						MVI OUT NOE MVI OUT NCE MVI OUT IN			A O E O E O E O E O E O E	004 6H 006 6H 004 6H 000 6H 000	H		TITRETTTSL	UR ST EAA UR UR UR UR TR	N CO IE N CO IE N CO IE N CO IE N CO IE		N E ELA DA ACK FF ELA FF RAM	A P Y T R P Y S	TA T. A PRA STE T.			2 2 L Y			
* * * * * *	CO TO	*** MPA PA	RERAN	PA 1ET	RAM ER	*** ETE BYT		** BY 6		*** 5 8 X		*** TH T E	** OR RR	IG OR	**	P2 SC	r## ATI G	E	RN	katea A Katea		CC	***)NT:	*** INU	** E***
9				AN JN DC MO CP JZ MO	A Z R V I V	A E E A O G E	RR B OO OB A	MS H YT	G6 E				CPILIS	OM RI S S F	PA NT TH SO E	RI IS PI		Ю Н	MS BY1 CT.	G. TE	•				
****	WR DE BE	ITE FFE XM	PI CTI ITI	RAM IVE IED	B SE AN	YTE CTO YWA	E 6 DR Y	C AD C	ON DR ON	FAI ESS FAI	NI	NG NOR AL	NO MA L	RM LL ZE	AL Y RO	/ 9 N(SPA DT	R	ED SEI	TI	R AC		AN	D T	*****
		~ *	***		~ **	MUTITIC MUTITI	· · · · · · · · · · · · · · · · · · ·	**	A OE	24 24 200 24 200 50 4 50 6 6 6 6 6 6 6 6 6 6 6 6 6	+ = · · · · · · · · · · · · · · · · · ·	***		OA OR UR UR UR UR UR UR UR UR UR UR UR UR UR	DUNTNOESANOEN P		RAMU RAMU CK/ NGLAN CK/ NGLAN CK/ NGLAN CK/ NGLAN CK/	6 SPY R W P Y P	POF ON TR T. AN PT. STF T.			LY			**

;

-.......... * 20 COMMENCE COMMAND VERIFICATION OF PARAMETER BYTE 6 BY READING STATUS BYTE... * * * * * жċ * ; A,002H 0E6H ORDY 8: NVI ;RSTR CMD TO CMD. PULSE OUT PORT A,000H 0E6H MVI CN CUT THEN OFF. 0E4H 002H 002H STAT. ORDY8 READ IN BYTE ANI MASK OR FALSE ' CPI TRUE JNZ ORDY8 IS ORDY8 ? * * IS DISK CONTROLLER READY FOR INPUT (IRDY7) ?... * * -******* PULSE RSTR CMD. TO CONT. PT. TURN OFF ; A,002H 0E6H IRDY7: NVI OUT A,000H 026H MVI PULSE STATUS BYTE IRDY7 CUT RSTR 0E4H 001H READ IN MASK ANI TRUE IS I 001H OR FALSE CPI JNZ IRDY7 IRDY7 ? × 1 * * READ BACK PARAMETER BYTE 6 FOR VERIFICATION... * TURN ON DATA LINE TO CONT. PT. TIME DELAY RSTR & DATA PULSE A, 004H 0E6H MVI OUT NOP MVĪ A,006H 0E6H ; READ BACK PRAM6 OUT TURN OFF RSTR ONLY MVI A, 004H ; TO CONT. PT. 0E6H OUT TIME DELAY NCP A,000H 0E6H TURN O STROBE OFF MVI CUT OE4H LOAD PRAM6 IN ACCUM. IN 1 ******** * * * * CCMPARE PARAMETER BYTE 6 WITH ORIGINAL PATTERN AND CONTINUE TO GO BYTE FOR EXECUTION OF INITIALIZATION ... * * * * ************* COMPARE TO ORIG. PRINT ERROR MSG. IS THIS THE CPI JNZ 024H VALUE 7 ERRMSG7 BA DCR LAST PRAM BYTE а обон ? MOV IF SO CPI



÷		JZ	GOBYTE	;GO TO GOBYTE
	OUTPUT GO BYT COMMAND TO BE SIMPLICITY TE	E TO DI EXECUT E GO EY	SK CONTROI ED AND MAY TE WILL BE	**************************************
**** *	GOBYTE:	MVI OUT MVI OUT MVI CUT MVI OUT MVI OUT MVI OUT MVI OUT	A, OF FH OE 4H A, OO 0H OE 5H A 00 4H OE 6H A, OO 5H OE 6H A, OO 4H OE 6H A, OO 0H OE 6H	LOAD GO BYTE TO OUTPUT PORT TURN ACK/ ON PORT B TURN ON WSTR TO CONI. PT. TIME DELAY PULSE WSTR AND DATA TO CMD. PT. TURN OFF WSTR ONLY TO CONT. PT. TIME DELAY TURN CFF PULS E TO CMD. PT. RESTORE ACK/ PORT B
*****	THE WAIT STAT BYTE. TERMINA THE CONTROLLE THE TERMINATI	US MODU TION ST E DATA ON PROT	ATUS IS USEI ATUS IS AC PORT IN RE OCOL	**************************************
• • • • • • • • • • • • • • • • • • • •	CBUSY2:	MVI OUT MVI OUT IN ANI CPI JNZ	A,002H OE6H A,000H OE6H OE4H O10H O10H CBUSY2	RSTR CMD. TO CONT. PT. STROBE OFF READ STATUS BYTE IS CBUSY TRUE ? OR FALSE ? CONTRCLLER BUSY GO BACK.
	**************************************	******** BYTE TO	**************************************	• UT BUFFER READY ? (IRDY8).*
	IRDY 8:	MVI OUT MVI OUT IN ANI CPI	A,002H 0E6H A,000H 0E6H 0E4H 001H 001H	PULSE RSTR CMD. TC CONT. PT. TURN OFF RSTR PULSE READ STATUS BYTE MASK IRDY8 IS IRDY8 2



*	*****	** *****	*******	***********************
*****	READ FROM C DETERMINE E COMMAND EXE FOR TERMINA	ONTROLL RRCR CO CUTION. TICN	ER DATA PORT NDITIONS THA THE CODE IN	THE TERM. STATUS BYTE. * AT HAVE OCCURRED DURING THE* N BITS 0-3 INDICATE REASON * *
• • •		MVI OUT NCP MVI OUT NVI CUT NVI OUT IN ANA JNZ JMP	A 004H 0 E6H A 006H 0 E6H A 004H 0 E6H A 000H 0 E6H 0 E4 H A ERRMSG8 INTVFY	TURN ON DATA LINE TO CONT. PT. TIME DELAY PULSE RSTR & DATA TO CONT. PT. TURN CFF BSTR ONLY TO CONT. PT. TIME DELAY TURN OFF RSTR & DATA. READ IN TER. STAT. BYTE MASK TER. STAT. FOR ERROR PEINT ERROR MSG. RETURN TO BEGINNING
•	ERRMSG1: START1:	LXI MVI MOV Call DCR JZ INX JMP	H, ERROR 1 B, 35D D, M CONOUT B EXIT H START 1	
•	ERRMSG2: START2:	LXI MVI CALL DCR JZ INX JMP	H, ERROR2 B, 33D D, M CONOUT B EXIT H START2	
•	ERRMSG3: START3:	LXI MVI CALL DCR JZ INX JMP	H, ERBOR3 B, 33D D, M CÓNOUT B EXIT H START3	
*	ERRMSG4: START4:	LXI MVI CALL DCR JZ INX JMP	H, ERBOR4 B, 33D D, M CONOUT B EXIT H START4	
;	ERRMSG5:	LXI MVI	H, ERBOR5 B, 33D	


	START5:		MOV CALL DCR	D, CO B	M Nout						
•	-		JAP	EXIT H STA	RT5						
	ERRMSG6: START6:	:	LXI MVI CALL DCR JZ INX JMP	H, E B, 3 D, M CO EXIT H ST	RRORE 3D NOUT ART6	5					
•	ERRMSG7: START7:	:	LXI MVI CALL DCR JZ INX JMP	H,E B,3 D,M CO B EX H ST	RROR7 3D NOUT IT ART7	,					
•	ERRMSG8: START8:	;	LXI MVI MCV CALL LCR JZ	H, E B, 3 D C O B EX	RRORE 4 D NOUT IT	}					
;	EXIT:			ST.	ART8						
:	START9:		ÍXÍ MVI MOV CALL DCR JZ INX JMP	H C D C FINIS H ST	OMP 33D NOUT 5H ART9						
•	CONOUT:		IN ANI CPI JNZ MOV OUT RET	0 EDH 0000 0000 CONC A 1 0 EC	00001 00001 0UT CH	B B					
•	PRAM2: PRAM3: ERROR1:	DB DB DB		ID BY	re re	CEIV	ED J	IN ER	ROR.	,ODI	H, OAH
,	ERROR2:	DB	PRAM1	BYTE	RECE	IVED	IN	ERRO	R	,0DH,0	HAC
,	ERROR3:	DB	PRAM2	BYTE	RECE	IVED	IN	ERRO	R	,0DH,0	НАС
•	ERROR4:	DB	PRAM3	BYTE	RECE	IVED	IN	ERRO	R	,0DH,0	HAC



ERROR5: DB 'PRAM4 BYTE RECEIVED IN ERROR...', ODH, OAH ERROR6: DB 'PRAM5 BYTE RECEIVED IN ERROR...', ODH, OAH ERROR7: DB 'PRAM6 BYTE RECEIVED IN ERROR...', ODH, OAH ERROR8: DB 'TERMINATION STATUS BYTE ERROR...', ODH, OAH COMP: DB 'THIS COMPLETES INTVFY OF DISK...', ODH, OAH FINISH: NOP NOP RST 1 ;END INTVFY PGM.

ORG 3000H

* * THIS IS A SUBRCUTINE TO EITHER READ OR WRITE MICROPOLIS 1223-1 HARD DISK DEPENDING ON THE BYTE. IF THE COMMAND BYTE IS A 4EH IT IS A R MAND OR 47H FOR A WRITE COMMAND..... * TO THE * × * COMMAND * * READ COM-* * -NO P NO P 1 INITIALIZE CONDITIONS BY PROGRAMING 8255 TO MODE CLEARING ACCUMULATOR, SETTING ACK/ ON AND SETTING PARAMETER COUNTER TO 6... * * 2, * SETTING * * ż 3 ž SET DISK CONTROLLER A. 00 1H 025H MVI OUT CLEAR ACCUM. LOAD PRAM CT. READRITE: SUB A 6 ADI В, А А, ОСОН ОЕ7Н А, 005Н ОЕ5Н MOV PGM. MODE TURN NVI 8255 CUT TWO ON ACK/ MVI CUT PORT В * 2ĥ READ STATUS BYTE AND MASK TO SEE IF DISK CONTROLLER IS NOT BUSY (CBUSY=1). FOLLOW BY CHECKING TO SEE IF * * * * HOST MAY SEND COMMAND BYTE (ORDY=1) 3k -* . ;IS CONT. CEUSY BUSY? CALL READY FOR CMD? CALL ORDY * * LOAD READ CR WHITE COMMAND BYTE INTO DISK CONTROL PORT.* * ************** ; ADD. OF CMD BYTE MOVE CMD TO ACCUM. PUT CMD TO OUT FT. H, CMD LXI MOV A M OÉ4H OUT DA SAVE ORIG. MOV SAVE CMD. BYTE PUSH A,001H 0E5H A,001H MVI TURN ACK/ ON OUT PORT B STROBE RSTR ON MVI



	OUT MVI OUT OUT OUT ***************************	0E6H A,000H OE6H A,005H OE5H ************************************	TO CONT. PT. WSTR OFF TO CONT. PT. RESTORE ACK/ ON PORT B ************************************	**
**	**************************************	** *** *******************************	**************************************	
* * * *	COMPARE REC TO VERIFY C	EIVED COMM ORRECTNESS	AND BTYE WITH ORIGINAL PATTERN	* * * *
· · · · · · · · · · · · · · · · · · ·	MV I OUT MVI OUT MVI OUT IN POP CMP JNZ PUSH	A,004H OE6H A,006H OE6H A,004H OE6H A,000H OE6H OE6H D D ERRMSG1 D	TURN DATA PULSE ON TO CONT. PT. TURN ON RSTR & DATA TO CONT. PT. TURN OFF RSTR ONLY TO CONT. PT. TURN OFF DATA TO CONT. PT. READ IN CMD. LOAD ORIG. IN D COMPARE COMMANDS FAIL? PRINT MSG 1 SAVE FOR RD WR DECISION	
****	WRITE PARAM OUTPUT TO D	ETER BYTE ATA PORT	1 CONTAINING HEAD ADDRESS AND	***
	LX I MOV OUT MOV PUSH MVI OUT MVI OUT MVI OUT MVI OUT MVI OUT MVI OUT	H, PRAM1 A, M OE4H D, A \dot{E} A, 001H OE5H A, 004H OE6H A, 005H OE6H A, 000H OE6H A, 005H OE6H A, 005H OE6H A, 005H	LOAD ADD. OF HEAD PRAM1 VALUE TO ACCUM. OUTPUT PRAM1 TO DATA PT. SAVE PRAM1 BYTE ON STACK TURN ACK/ ON PORT B TURN ON DATA LINE TO CONT. FT. STROBE WSTR ON TO CONT. PT. TURN OFF WSTR ONLY TO CONT. PT. TURN OFF DATA LINE TO CONT. PT. RESTORE ACK FORT B	

;;;;



; * ----COMMENCE PARAMETER 1 BTYE FOR ORDY & IRDY.. * **1 VERIFICATION BY READING STATUS** 索 * ×. * ******* HOST CALL ORDY MAY SEND PRAM2 CALL IEDY READY TO READ BACK * -* READ BACK PARAMETER BYTE **1 FOR VERIFICATION...** 눞 1 ŝ. TURN ON DATA STROBE A 004H MVI OUT A,006H 0É6H TUEN ON RSTR MVI - 8 DATA PT. RSTR ONLY PT. OUT TO CONT. TURN OFF EST TO CONT. PT. TURN OFF DAT TO CONT. PT. LOAD PRAM1 A LOAD ORIG. P A 004H 0E6H MVI OUT A,000H 0E6H MVI DATA STROBE OUT IN POP CMP ACCUM. PRAMI 0 E4H D IN D CCMPARE PRAMS FAILED? PRINT D JNZ ERRHSG2 . MSG. DCR PRAM COUNT LAST PRAM END PGM. DCR B JZ GOBYTE * * PARAMETER BYTE 2 CONTAINING LSB S AND OUTPUT TO DATA PORT. IF P. RFLOW CONDITION CARRY OVER TO P. NTINUE WITH EXECUTION... 末 B OF CYLINDER PARAMETER 2 * WRITE ADDRESS * × IS IN OVERFLOW AND CONTINUE * PARAMETER BYTE 3 * * * * LOAD ADD. PRAM2 MOVE PRAM2 VALUE TO OUTPUT PORT SAVE PRAM2 H, PRAM2 A M O E 4 H LXI MOV OUT NOV D,A D VALUE IN STK. PUSH A,001H 0 E5H A,004H 0 E6H TURN NVI ACK ON PORT OUT В NVĪ TURN ON DATA LINE TO CONT. PT. TURN ON DATA OUT A,005H 0 E6H MVI & WSTR TO CONT. OUT MVI PT. TURN OFF WSTR ONLY A,004H 0 E6H TO CONT. TURN OFF PT. OUT A,000H 0 E6H DATA STROBE MVI ; TO CONT. ÕÜT PT. RESTORE ACK MVI 005H A A . 00 0 E5H PORT OUT B ..., ******* * * * * COMMENCE COMMAND VERIFY FOR PARAMETER BYTE 2 . . * *



***	*****	CALL ******	IF *****	DY *****	***	RAM2	****	DY TO	********	CK ********
**	RE AD *****	BACK	PARAC *****	ETER *****	BYT ****	E 2 ****	FOR	VERIF ****	ICATION. ********	• • *****
		OUT MVI OUT MVI OUT MVI OUT IN	A . E 060 A . E 060 A . E 060 A . E 060 O E 060 O E 060 O E 060	04H 06H H04H H00H H		UEN OCO STR OCO UEN OCO UEN OCO LCAD	ON D NT. S DA NT. OFF DATA NT. IN	ATA S PT. TA ON PT. RSTR PT. PT. PRAM2	TROBE ONLY	
****	COMP CHEC	ARE PAIL	ARAMET LS PRI	ER BY NT ER	TE RO R	2 WI MSG	TH 01	**** RIGIN •••	******** Al Value *******	*********** . IP *******
		POP JNZ JNR JCV DCR JZ JMP	D ERR A CAR M, A B GOB CON	MSG3 RY YTE TINUE	GCRCOOHHO	ET P OMPAAILE HG. VERFF THER S THER THER	RAM2 RE TO D? SI LOW SI US LISE WISE WISE	VALU O ORI END M EXT T FO PR SAVE AST P PGM. CONT	E SG. RACK PRAM2 RAM? INUE	
*****	THE (IN O	CARRY VERFLO	ROUTI OW CON	NE IS DITIC	UT N T	ILIZ O IN	ED II CREMI	F PAR ENT P	AMETER B ARAMETER	YTE 2 IS BYTE 3.
•	CAR	RY:	LXI MOV INR CPI JZ MOV	H A O E M	PR M 02H XIT	АМЗ	LO PRI INC IS IF	AD AD AM VA CREME THIS SO E VE NE	D. PRAM3 LUE TO A NT PRAM3 TRACK ND PGM. W PRAM3	CCUM. 579 BYTE
* * * * *	***** THE WRIT	CONTINE COMM	****** NUE RO MAND.	**** UTINE THAT	*** IS	USE TRAN	**** D TO SMIT	CONT PARA	******** INUE WIT METER BY	********* H READ TE 3
*	****** C(**************************************	***** JE:	*****	a site site a site a	****	***** AM3	:LOA	********	*****



OUT 0E4H ; FUT PRAM3 OUTPUT PT. SAVE PRAM NOV D,A 3 PUSH BYTE D Ā,001H 0 Ē5H TURN ACK MVI ON OUT PORT B TURN ON DATA STROBE A,004H 0E6H NVI TO CONT. PT OUT TURN ON WSTR & A,005H 0E6H MVI DATA TO CONT. OUT PT TURN OFF TO CONT. TURN OFF TO CONT. A 004H WSTR ONLY OUT PT, DATA STROBE A,000H 0E6H MVI OUT PT. A 005H MVI RESTORE ACK OUT PORT B * * * * COMMENCE VERIFICATION OF PARAMETER BYTE 3. . . . 3 de la : ; HOST MAY SEND PRAM CALL CRDY 4 PRAM3 READY FOR READ BACK CALL IRDY * * * READ BACK PARAMETER BYTE 3 FOR VERIFICATION ... * * TURN ON DATA LINE A,004H 0E6H MVI TO CONT. PT. TURN ON BSTR & DATA TO CONT. PT. TURN OFF RSTR ONLY TO CONT. PT. TURN OFF DATA LINE OUT MVI A,006H 026H OUT A,004H 0E6H MVI OUT A,000H 0E6H TO CONT. LOAD IN OUT PT PRAMS 0E4H IN * × COMPARE PARAMETER BYTE 3 WITH ORIGINAL PATTERN AND CONTINUE TO PARAMETER BYTE 4 OR PRINT ERROR MSG. IF CHECK FAILS... * * 4 * * Ż * * PUT ORIG, PRAM3 IN COMPARE TWO VALUES FAILED? PRINT MSG. D POP D CMP D JNZ **ERRMSG4** VALUE SAVE PRAM MOV M,A 3 DCR PRAM COUNT B DC R IS THIS THE LAST PRAM? GOBYTE JZ **************** * Ż * 4 CONTAINING STARTING SECTOR WRITE PARAMETER BYTE * * * ADDRESS ... sie, * *******



	LXI MOV OUT MOV PUSH MVI OUT MVI OUT MVI OUT MVI OUT	H, PRAM4 A, M OE4H D, A D A, 001H OE5H A, 004H OE6H A, 005H OE6H A, 000H OE6H A, 000H OE6H A, 000H OE6H A, 005H OE5H	LOAD ADD. FRAM4 PUT PRAM4 VALUE IN ACCUM. PRAM4 OUT TO OUTPUT PT. SAVE PRAM4 BYTE TURN ACK ON PORT B TURN ON DATA LINE TO CONT. PT. PULSE WSTR & DATA ON TO CONT. PT. TURN OFF WSTR ONLY TO CONT. PT. TURN OFF DATA LINE TO CONT. PT. RESTORE ACK PORT B	
****	COMMENCE V STATUS BYT	ERIFICATIO E FCR ORDY	N OF PARAMETER BYTE 4 BY READING & IRDY	*****
· · · · · · · · · · · · · · · · · · ·	CA LL CA LL	ORDY IRDY	HOST MAY SEND PRAM 5 PRAM4 READY TO READ BACK	T T
*****	**************************************	**************************************	**************************************	****
•	NVI OUT MVI OUT MVI OUT IN	A,004H OE6H A,006H OE6H A,004H OE6H A,000H OE6H OE6H OE6H OE4H	TURN ON DATA LINE TO CONT. PT. TURN RSTR & DATA ON TO CONT. PT. TURN OFF RSTR ONLY TO CONT. PT. TURN OFF DATA TO CONT. PT. READ IN PRAM4	
****	COMPARE PA CONTINUE T	RAMETER BY	TE 4 WITH ORIGINAL PATTERN AND R BYTE 5 OR IF FAIL PRINT MSG 5.	*****
9 9 9 9	PO P CMP JNZ DCR JZ	D D ERRMSG5 B GOBYTE	RECALL ORIG. PRAM COMPARE TWO VALUES FAILED? PRINT MSG. DETERMINE PRAM CT. IF LAST PRAM	~~ 7 *

**	**	aix a	(c s)	*	**	*	*	de a	ic si	t ale	*	ster :	i K 2	ic si	t sit	*	nje s	k s	is alt	t alt		a a	ic s	is si	t sin	ale:	aje se	e ste	, sie	ale al	ic sie	de s	is st			e sie	, sin a	÷	e ste	yin -		د طور	ie ste
*****	W T W F	R O I O		EE	P P ON PR	A R L A	R O Y M				EET1 *	RDEH	[• •		T 0	ERR ·	E			0000	N	NPE ·		AI RI SE		ICT ·			N R A	UI T		E		O T M	P HJ E	SST	E			R	SEM		*****
						ITITITITITITITI				AOAOAOAOAOAO	E E E E E E E	04050606060605		1E 1E 4E 5E 4E 5E							DON NURUNUNCHH	B			DA	5 APTRWPDPC	PO TTATSTATK		L	I1 01 13	NE	Y											
****	** C S			± E U	** NC S	* EB	** Y:				* F •	*: I(** A1	:*: !I	*:) (₽ 	* 3 Al				* T	** EB	k str 2	* B	**	k sk C E	34: 3	5		t si B 1 t si	aje a C	R		: * \D	** I)	⊧≭ NG	inte alte	*****
• • • •					CA	L	L L				0 I	RI RI	DI	Z				E	IC) S A	T		M J R J	A Y E A	D	SY	EN			PI	RA	M D	6 E	BA	CI	ζ							
* * * * *	R	E.	AD **	*	≈ ∓ BA * ≭	* C	***	, 1 1 1 1 1	F 7 F 2 F 4		*	₩3 *3	ки В1 •ки	F 4	: # ? R	*:	₩J B]	ся С () К я	r ar C E	: 34 ; ; ;		* 5 *:	к л [F T F C F #		*	** VI **		·= II :*	** F1 **		*:		0	* 4 * 4	k 24	- -	•••	с эрс ,	*:	* *	: 340 3	****
• • • • • • • • • • • • • • • • • • • •					MU MU MU MU MU MU MU MU MU MU	ITITITIT				AOAOAOAOO	E E E EE	0060060		4 E 5 E 4 E 0 E	I I I					NCHONONOD	0				APTPRPDPR	TTATSTATA	A TH TH		I O L	N I I I	E N E												
*****	C C M	** 01 01 5	MP NT G	* AI	RE NU	E	**			P P	* EA	TI R		R	BT	¥ Y E	TIR		51 51	* • Y	E	¥3 정(r H 5	0	₩ R	RJ		I	× I Fi	AL	L		(T)	THPH		N N	T	N E	DRI	RO	R	*****
**	**	¥;	**	*	AN CP	* IIZ	***	4 3	-	ч 00	- 00 0	1) 1) 1)		5 G	**	*				I E C	TAR?		EGO	5 T	V	A	TI LI	JE	G	age 3	6	apr 3	* 4	, apr	# 4		- 4 4 63		- 44	alle 3	₽ 4 ⁶		P 44



*	****	•	****		****		* * * * * * * *	:
	来) ((*:		*:		*:	
4- 14 8			RE **	ir dr	** CO ST		×× WR AN ⊻U	
-	MN		A	-	* A *			
- 4 4 4			D		** 11 **		* T T *	
		NONONOL	E	0		NONONONONONO		1
	RE		3 A	A				
	E	ITITITIT	10	I	* E E *			C F
	7 P		K	L	* Y		RET	2
-	TAT #		*	-	* VT *		* ACR	
-70	₹ RO		₽ *		* EE *		* MTA *	
-	* A		*		* R		* EIN *	
	₩ G	AOAOAOO	R *		* IF *	AOAOAOAOAOAO	* TVS *	BG
-	≠ E O	E E E EE	*		* FC *	E E E E E E E E	* EEM *	0
- 40	T	060606064	۲ ۲	R	* IR *	04050606060605	* R I *	B
- 4 0 (E B	ОНОНОНН	E' *:	D	*: C:	2нонононононон	* ST *	Y
- 4 0 0	R Y:	4	T: *:	Y Y	*: A' 0.	5 1 4 5 4 0	* BET *	T
4	r i	H H H	E)		*: TR:		* YCE *	E
	BY		R					
			E					
	E	TTTTTTTTR	3 Y		1 8 8	LTTPTTTTTTTTRP		, E L
-44	*	DODODODOE	Т *	HP	* 0	000000000000000000000000000000000000000	* 6 4 1	A A
-44	- I *	R R R R A	т Е *	O R	* FI *	A R R R R R R R S R	* DW	R
-44		NCNCNCNCD	*	SA	* R *	DONTNONONOTT	* CDA *	T
***	د ب ر ز ا			T	*: D *:		* 0 R Y *	P
3 - 1			6 **	6	* 2 A I Y .	PTABONWNWNONRB	* N : E :	R/ Pl
			E	1A E	k 24 R 2 R 2			A L
			?O	Y		MIT WER BE PA		1
-94	*	AT TRTDTR -	R	A	* E	6 ST P TDTC	: * N	C
-40		T R S A A	*	S D	* T • *	PO T STO A K	* INT *	E
	RI	A ST TI M(*: *:	E) Y	** E) **	TN R F T	*: NO A. *:	x
		I R A S			ks R •	D F A		E
	SI NI		RJ F#		E	AI		C
	N		F	6	: 2) } } ; 2)	A		11
	I A E		?I	S	:* (T	•		ΓE
-44		YE	*	E	* E	0	* MYL	•
	# :		A:	BN	*:	N	*: A. L	₽
***	P.		T:	Y' D	¢r:		*: L	G
			I(Tl	#= 6		** 0] 2]	M.
	TT M			E B A	Ē			•
-	E				: * 3 Y : *			
Ŧ	RG		•	K	: 3 4 0			
	N •		•		*: R *:		* EE • *	
	۲۰۰ غ اد د		• • *:		** E2		** D D	
	N 7							
	- D •		*		* I *		* RU •	
1	**		* 1		** N(**		** A(T •	
			**		** G		**	
	*		*		*		*	
•	****		****		*****		*****	



9 9 9 9	****	•	****		****	:
F	TH IF PO DA		TH RE PR	G	00 TH FC	
El				501		
AD				3¥		
•	** EAAPUI WI	PO MO CP JZ	** OR IA **	TE		DC JZ
	₽ T L	PVI	* I T *	::	G M P	R
	** IS SL **		** SI WF E **		** 0 AN LI **	
LLC	* 0 8 8 *		* OIH		BID C	
			** N T H O I **		** 1] **	I
	* HOHA	A IR				B C
L	* E U R *	D 71 12	*** 0[1] **	ITITITITITITIT	: 3 1 63	B
	* * R 5 T 0 I N *	H F E	** UT E **		** TO BE TH **	ΥT
BHS	* EE T *		* I F *		* E	E
TAOAOAOAOOMDC			** NETEOE			
0AT06060644AAN	* SOT		* E		* SEO *	
OBUOHOHOHHOHH O	RAT		*: DNE *:	04050606060605	* K C	Y
H L H S H H H H H H H H H H H H H H H H	** TE E O **		** ET E X E	FHOHOHOHOHOHOH	** U1 B1 **	S Es
				ен 1 н 1 н 5 н 5 н 5 н		5
	* TFO *	OTT	* R S U		* NDE	H G
			** SI TI		** TI I V **	
SUOUOUOR						S T
R R R E	* TI 0	R				L 20
	** U 01 R **	Cl	** C(**		** L] L	A :
	 					S' El
TNTNTSTFTI I	BIOR				** R. AY BE	r Ke
R	*YSRT *	ATD	* R •	A 0 0 0	***	C
OD RPRP P	** T *	BCEU	** T 0: **	GTABDNONWNDNRB	* TCF *	U
			** HB L	OAC ATNISTATE	** HI FI **	T]
EA		EM	** 0	BP A WPRPAPA	it I I	0
R F A A	* N E O	Ď	* V *	YO PST T TC	* GA *	N
LI S I E	* * N S	•	** 01 E I		** 010 ••	
	DIT		::#c: [<u>]]</u> }	IL F F	B 1 • •	
S Y E A 7 N H T H	** E F R A **		* 4 A N T C	SI	** Y] A1 • **	
2 ? 2 A 2			** 1D)	3		
			ira TE	01	** (]	
			** 7A 1E **	N		
			** S **		*: U: L:	
	** 25 74 74		**: A A P		** 5E JE **	
	** IS **		** - **		** S • **	
	*		*		*	
	******		****		*****	



**	*****	INX DCR JNZ DCR JZ JMP	H READ B EXIT READ ;GET	NEXT BYTE	k siz siz
****	THE WRITE IF DATA RE SO GETS DA	MODULE H QUEST OR TA FROM	EADS STATUS E ATTENTION BI EUFFER AND WR	YTE AND DETERMINES IF TS ARE SET TO ONE. IF ITES TO DATA PORT	***
	WRITE:	CALL LXI MOV OUT MVI OUT MVI OUT MVI OUT MVI OUT OUT OUT IN F	STATUS IS C H, PROG LOAD A, M NEXT DE4H OUT A, 00 1H TURN DE5H PORT A, 00 4H TURN DE6H TO C A, 00 5H TURN DE6H TO C A, 00 0H TURN DE6H TO C A, 00 5H REST DE5H PORT A, 00 5H REST DE5H PORT A, 00 5H REST DE5H PORT	BUSY? PGM ADD BYTE PGM BYTE ACK ON B ON DATA LINE ONT.PT. WSTR & DATA ON ONT.PT. OFF WSTR ONLY ONT.PT. OFF DATA LINE ONT.PT. OFF ACK B NEXT BYTE NEXT BYTE	
*****	THE WAIT S ION BYTE. CONTROLLER MINATION P	TATUS MC THIS BYT DATA PC ROTOCOL.	VILE IS USED E IS ACCESSED RT IN RESPONS	**************************************	***
	WAIT: M WAIT1: C M O M O M O M O M I M	VI B XI H ALL IF ALL IF VI A UT OF VI A UT OF VI A UT OF N OF NX H	DOCH TABLE JSY IS CON DY TER.S DO4H TURN O 5H TO CON DO6H TURN O 5H TO CON DO4H TURN O 5H TO CON DO4H TURN O 5H TO CON DO4H TURN O 5H TO CON CON DO4H TURN O 5H TO CON	TROLLER BUSY? TAT. BYTE READY? N DATA LINE T.PT. N RSTR & DATA T.PT. FF RSTR ONLY T.PT. FF DATA T.PT. N TER.STAT.BYTE	
	D J J N N R	CR B Z EX MP WA OP OP ST 1	IT 1 ; TO CA	LLING PROGRAM	



•	******	********	ale ale ale ale ale alezier		-
	THE CONTR THE DISK IS NOT BU EXECUTION	OLLER BUSY CONTROLLER SY CCNTROL CONTINUES	SUBRCU IS BUS IS RET	UTINE IS USED TO DETERMINE IF SY (CBUSY=0). IF CONTROLLER FURNED TO MAIN PROGRAM AND	****
	CBUSY: CBUSY1:	PUSH B PUSH D PUSH H PUSH P MVI A OUVI A OUVI O AOUT O IN I OUVI O ANDI O JNOP P POP B RET	SW ,002H E6H 26H E4H 10H 10H BUSY1 SW	SAVE THE CONTENTS OF ALL REGISTERS RSTR ON TO CONT. FORT RSTR OFF TO CONT. FT. READ STATUS WORD DOES CBUSY=1 OR NOT GO BACK IF SO	
	THE OUTPU THE DISK THE HOST	********** T READY SU CONTRCLLEB COMPUTER	****** BROUTIN IS REA	NE IS USED TO DETERMINE IF ADY TO RECEIVE A WORD FROM	******
****	ORDY: ORDY1:	PUSH B PUSH D PUSH H PUSH HS MVI A, OUT OE MVI A, OUT OE IN OC IN OC IN OC IN OC IN OC SPOP PS POP H POP B RET	W OO2H RR OO2H RR OOOH TR OOOH RTR OOOH RTR OOOH RT A H DT DY 1 B W	SAVE THE CONTENTS DF ALL REGISTERS RSTR ON TO CONT.PT. RSTR OFF TO CONT. PT. READ STATUS WORD DOES ORDY=1? TRUE OR FALSE? BUFFER EMPTY	
	THE INPUT CONTROLLE	READY SUB R HAS A BY	******* ROUTINE TE READ	E IS TO DETERMINE IF THE DISK DY TO BE INPUT TO THE HOST	****
* 2	IRDY:	PUSH B PUSH D PUSH H	:S	SAVE THE CONTENTS OF ALL	F



	IRDY1:	PUSH P MVI A OUT O MVI A OUT O IN O ANI O CPI O JNZ I POP F POP E RET	SW REGISTERS 002H TURN RSTR ON E6H TO CONT. PT. 000H TURN RSTR OFF E6H TO CONT. PT. E4H READ IN STATUS BYTE 01H MASK IRDY 01H FOR IRDY=1 RDY1 IF NOT READY GO BACK SW
* * * * *	THE STATUS REQUEST BI	SUBROUT TS ARE S	**************************************
	STATUS: STATUS1:	PUSH PUSH PUSH MUTH OUVIT MUTH OUNOVI ACPZ I AND POCEP POCEP POET	B D H PSW A,002H :RSTR ON OE6H :TO CONT.PT. A,000H :RSTR OFF OE6H :TO CONT.FT. OE4H :READ STAT. BYTE D,A :SAVE BYTE A,080H :LOAD MASK D :PERFORM TEST O80H : WAIT :IF TRUE GO TO WAIT A,020H :LOAD MASK D STATUS1 :GO BACK CTHERWISE PSW H D B
•	ERRMSG1: START1:	LXI MVI CALL DCR JZ INX JMP	H. ERROR 1 B. 35D D.M CONOUT B EXIT H START1
•	ERRMSG2: START2:	LXI MVI CALL DCR JZ INX JMP	H.ERBOR2 B.33D D.M CÓNOUT B. EXIT H START2

;;;



	ERRMSG3:	LXI	H, ERROR3
	START3:	MOV	
		DCR	B
		INX	H STADT3
:		OHE	JIAAIJ
•	ERRMSG4:	LXI	H, ERROR4
	START4:	MOV	
		DCR	B
		INX	
;		JEP	START4
•	ERRMSG5:	LXI	H, ERBOR5
	START5:	MOV	
		DCR	E
		JZ INX	EXIT H
;		JMP	START5
•	ERRMSG6:	LXI	H, ERROR6
	START6:	MVI MCV	B,33D D,M
		CALL DCR	CONOUT B
		JZ INX	EXIT .
		JMP	START6
;	ERRMSG7:	LXI	H, ERROR7
	START7 :	MVI	E,33D D.M
		CALL	ÇÓNOUT
		JZ TNY	ĒXIT
		JMP	START7
	ERRMSG8.	TYT	H. ERROR8
	STIRTS.	NVI	B, 34D
	JIANIO.	CALL	çónout
		JZ	ËXIT
		JMP	ST ART8
	2770.	NOR	
	DALL .	NOP	H COMP
	CMADMO -	MVI	B,34D
	START9:	CALL	ÇÓNOUT
		JZ	FINISH



:		JMP	START9	
	CONOUT:	IN OEDH ANI O000 CPI 0000 JNZ CONO MOV A.D OUT OECH RET	H D 0 0 0 1 B D 0 0 0 1 B D U T H	
;	CMD:	DB 00E	38	
•	PRAM1:	DE OOH	ł	
•	PRAM2:	DE 00H	i	
•	PRAM3:	DB 00H	I	
;	PRAM4:	DB 00H	ł	
•••••••••••••••••••••••••••••••••••••••	ERROR1: ERROR2: ERROR3: ERROR4: ERROR5: ERROR6:	DB 'COMMAND DB 'PRAM1 B DB 'PRAM2 B DB 'PRAM3 B DB 'PRAM4 B DB 'PRAM5 B	D BYTE RECEIVED IN ERROR',ODH,OAH BYTE RECEIVED IN ERROR',ODH,OAH	
:	ERROR7:	DB PRAM6 B	SYTE RECEIVED IN ERROR, ODH, OAH	
;	ERROR8:	DB 'TERMINA	TION STATUS BYTE ERROR ', ODH, OAH	
;	COMP:	DB 'THIS CO	OMPLETES RD/WR CMD	
a da chada a	TABLE: TABLE1: PROG:	DS 12 DS 512 DB 00		-
~ * * * * * *	THE FINIS THE DISK THE CONTE	CONTRCLLEB CONTRCLLEB ROLLEB AFTER	PROVIDES A PRCGRAMMED RESET FOR WHICH AUTOMATICALLY INITIALIZES R EXECUTION OF EACH COMMAND	****
	FINISH:	MVI A OUT O MVI A OUT O NOP RST 1	000H : PULSE ENAELE E5H : ON PT. B 001H : TURN OFF ENABLE E5H PORT B	*

- 1. Tanenbaum, A.S., <u>Computer Networks</u>, Prentice Hall, 1981
- 2. Burton, T., 1223 <u>Rigid Disk Drive Reference Manual</u>, Rev. B, March, 1981

.

BIBLIOGRAPHY

Burton, T., Micropolis Installation Guidelines Manual, November 1980

Dempsey, J.A., Basic Digital Electronics with MSI Applications, Addison Wesley, 1979

Leventhal, L.A., Introduction to Microprocessors: Software, Hardware, Programming, Prentice-Hall, 1978

Intel 8080 Microcomputer Systems User's Guide, Intel Corp., September, 1975

Intel OEM Computers, Intel Corp., November, 1977

Intellec Hardware Reference Manual, Intel Corp., 1967
INITIAL DISTRIBUTION LIST

•

		No.	Copies
1.	Library, Code 0142		2
	Naval Postgraduate School		
	Monterey, California 93940		
2.	Department Chairman, Code 62		1
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
3.	Dr. M. L. Cotton, Code 62Cc		2
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Montrery, California 93940		
4.	Dr. Rudy Panholzer, Code 62Pz		1
	Deparment of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
5.	Dr. Uno R. Kodres, Code 52Kr		1
	Department of Electrical Engineering		
	Naval Postgraduate School		
	Monterey, California 93940		
6.	LT. William H. Brown, USN		1
	386A Bergin Dr.		
	Montrery, Califirnia 93940		







