A Novel (DDCC-SFG)-Based Systematic Design Technique of Active Filters

Mourad FAKHFAKH¹, Marian PIERZCHALA²

¹ University of Sfax, Tunisia
² Wroclaw University of Technology, Poland

(fakhfakhmourad@gmail.com, mourad.fakhfa@yahoo.org), marian.pierzchala@pwr.wroc.pl

Abstract. This paper proposes a novel idea for the synthesis of active filters that is based on the use of signal-flow graph (SFG) stamps of differential difference current conveyors (DDCCs). On the basis of an RLC passive network or a filter symbolic transfer function, an equivalent SFG is constructed. DDCCs’ SFGs are identified inside the constructed ‘active’ graph, and thus the equivalent circuit can be easily synthesized. We show that the DDCC and its ‘derivatives’, i.e., differential voltage current conveyors and the conventional current conveyors, are the main basic building blocks in such design. The practicability of the proposed technique is showcased via three application examples. Spice simulations are given to show the viability of the proposed technique.

Keywords
Signal-flow graphs, SFG-stamps, DDCC, DVCC, current conveyors, active filters.

1. Introduction

Realizing small size and low-cost ICs is an ever concern of analog designers. In ICs, integrated inductors are expensive in both terms: size and cost. Their elimination and replacement by equivalent active circuits was, and continues to be deeply investigated. The search for systematic, efficient and easy synthesis technique is of actuality [1]. The available literature offers a wide plethora of synthesis methods for the design of active networks (inductors, filters, oscillators, etc.), see for instance [1-5]. However, there still be a lack of systematic approaches for the design of such active circuits [1], [3].

Graphs are an interesting candidate for such approaches, since they may offer direct information about the circuit topology, as well as an easy and efficient way to synthesize new circuit topologies [6-10]. Graph-based synthesis techniques have been already investigated; see for instance [8-16]. But the previously proposed approaches are quite complicated, delicate, hard to be adapted to handle ABBs (analog basic building blocks), and are not systematic.

In the following, we deal with signal-flow graphs and we propose their use for analog filter synthesis. We show that it is possible via the use of an equivalent SFG of a passive filter, or a direct manipulation of a filter’s symbolic transfer function, to therein identify SFGs of current conveyors. We also show that the differential difference current conveyor (DDCC) can be considered as a versatile basic building block in the proposed technique. As a mean of fact, the active circuit can be constructed using DDCCs, DVCCs (differential voltage current conveyors), current conveyors (CCs), resistors and capacitors. (DVCCs and CCs can be considered as particular cases of DDCCs, as it is shown in the following).

It is worth mentioning that the literature offers a very large number of DDCC–based active filters, however for (almost) all the proposed papers there is no indication about the technique used to synthesize the proposed filters, see for instance [17-28]. Besides, the majority of these publications propose active networks encompassing floating components, i.e. [17-20], [23-28]. Ditto for the DVCC–based circuits, see for example [30-45].

Finally, it is to be highlighted that all the circuits we proposed exclusively use grounded passive components, thus, they are suitable for integration.

The rest of the paper is structured as follows. Section 2 explains the SFG-based approach and considers the cases of associating ‘extended’ SFGs to passive RLC basic circuits and handling symbolic transfer functions of active filters. Section 3 highlights the proposed idea of using basic SFG building blocks and the identification of DDCCs inside the constructed graphs. Three application examples are considered. Section 4 presents the synthesized active networks and shows the viability of the proposed technique via Spice simulations. Finally, Section 5 summarizes the work and gives some concluding remarks.
2. SFGs Associated to Active Filters

It was shown in [46], [47] that an inductor can be represented by a SFG in both the impedance and the admittance form. An equivalent SFG can be constructed where the classical inductor is replaced by one capacitor and two resistors, as shown in Fig. 1. In the following, these equivalent SFGs will be used to construct SFGs of active filters.

\[
\begin{align*}
V_L & \rightarrow sL \\
I_L & \rightarrow \frac{1}{sL} \\
V_C & \rightarrow sC \\
I_C & \rightarrow \frac{1}{sC} \\
V_R & \rightarrow \frac{1}{sR} \\
I_R & \rightarrow \frac{1}{sR} \\
V_M & \rightarrow \frac{1}{sM} \\
I_M & \rightarrow \frac{1}{sM}
\end{align*}
\]

Fig. 1. (a): SFG of an ideal inductor (the impedance form). (b): SFG of an ideal inductor (the admittance form). (c): The equivalent SFG (the impedance form \( V_L = s(RC)I_L \)). (d): The equivalent SFG (the admittance form \( I_L = (1/s(RC))V_L \)).

Actually, the synthesis of an active filter can be performed on the basis of the use of a passive network, or directly by using the symbolic transfer function of a given filter. In the following we propose constructing SFGs and apply the proposed idea to both approaches.

2.1 SFGs of Equivalent Passive Networks

On the basis of a passive network, a signal-flow graph can be constructed (depending on the chosen tree and cotree elements). Then, the elementary SFG transmittances and vertices relative to the SFG of a classical inductor are replaced by the corresponding equivalent SFG, as introduced above. The following two examples illustrate the technique.

- **Example #1: A serial RLC circuit.**

Let’s consider the lossy serial LC-filter shown in Fig. 2. The circuit encompasses an independent voltage source. The inductor and the resistor are chosen to be in the tree branches, and the capacitor is, thus, placed in the cotree branch. Figures 3 and 4 give the corresponding SFG and the modified SFG associated with this circuit, respectively [47].

- **Example #2: A fourth order band-pass RLC filter.**

Let’s consider the lossy fourth order LC-filter shown in Fig. 5 [6]. Both inductors as well as the resistor \( R_2 \) are chosen to be in the tree branches. The direct representation of this circuit using SFGs is given in Fig. 6. Figure 7 depicts the corresponding modified SFG obtained by replacing the elementary SFG of each inductor by the equivalent SFG given in Fig. 1(c). A direct application of the Mason rule shows that both SFGs are equivalent, where \( L_1 = R_3C_{L1} \) and \( L_2 = R_2C_{L2} \).
2.2 SFGs Associated to the a Filter’s Symbolic Transfer Function

It is also possible to construct a SFG of an active filter on the basis of its symbolic transfer function. Let us consider the following transfer function of a voltage mode multifunction filter (1). More than one SFG can be constructed and that reproduces the same transfer functions. Figure 8 presents one of them.

\[ V_{HP} = \frac{R_1 R_2 C_1 C_2 s^2}{D} V_{in}, \]
\[ V_{LP} = \frac{1}{D} V_{in}, \]
\[ V_{SP} = \frac{R_1 C_1 s}{D} V_{in}, \]
with \( D = R_1 R_2 C_1 C_2 s^2 + R_1 C_1 s + 1 \).

3. The Proposed Idea: BB-SFGs & DDCCs

An investigation of the SFGs shown in Fig. 7 and 8 (and others, such the ones in [46-48]), shows that these SFGs are mainly composed of two kinds of elementary SFGs. In a general representation, these elementary basic building SFGs (BB-SFGs) are shown in Fig. 9.
The corresponding circuit is shown in Fig. 10 (black lines). (in [36] and applies it at the-X terminal of the CC. The corre-
potential difference input stage was proposed. This stage allows
(DDCCs), it was introduced in [49], where an N-type differen-
tions for the voltage vertex, and a direct node connec-
be used for the current vertex relations.

Regarding the current inputs, they can be easily realized by
element with more than three or four tree element voltages.
voltages, since it is rare to express the voltage of a cotree
inputs by adding as many differential cells as necessary, as
Fig. 14.

Thus, two cases are possible: the BB-SFG of
(a), and the BB-SFG of Fig. 9(b). For the former, it is
relatively possible to be realized by simple parallel con-
actions for the voltage vertex, and current mirrors/followers has to
be used for the current vertex relations.

The differential difference current conveyor is a per-
posing circuit, Spice simulations were performed, they are

Expression (2) gives the general terminals relationships of the corresponding ‘extended’ DDCC. It is to be
noted that if a unique positive and a unique negative input voltages are necessary, the corresponding circuit is known
as a differential voltage CC; a DVCC. For the particular case of needing a unique positive input voltage, a classical
CC can thus be used.

\[
\begin{align*}
I_{Zi}^+ &= I_X \\
I_{Zi}^- &= -I_Y \\
V_X &= \sum V_{yi}^+ - \sum V_{yi}^-
\end{align*}
\]  

(2)

Figure 11 depicts the block representation of a multiple voltage input – multiple current output DDCC; a MIMO-DDCC.

Thus, the proposed idea consists of identifying the
BB-SFGs of the DDCCs (eventually DVCCs / CCs) and
then constructing the corresponding active circuit by simply
connecting these ABBs and the passive circuit.

This is detailed in the following section.

4. The Synthesized Circuits

- Circuit #1:

Figure 12 reproduces the SFG given in Fig. 4 and shows that it encompasses two BB-SFGs: one negative current output DDCC and one positive second generation CC (CCII+). The corresponding block circuit is given in Fig. 13. A routine analysis shows that the proposed circuit is correct. In order to further show the viability of the proposed circuit, Spice simulations were performed, they are shown in Fig. 14.
Fig. 12. The serial circuit equivalent SFG encompasses one DDCC and one CC.

\[ Y_1 + X_{DDCC}Y_2 + X_{CCI I} = Z_{DDCC}, \]
\[ Z_{CCI I} = R_{d}C_{d} + E, \]

Fig. 13. The active equivalent lossy serial LC circuit (constructed on the basis of the SFG of Fig. 12).

Fig. 14. Spice simulation results of the circuit shown in Fig. 13. \( R_T = R_d = 1 \text{k}\Omega, C_{d} = C_{c} = 1 \text{nF}. \)

- **Circuit #2:**

  Figure 15 reproduces the SFG given in Fig. 7 and shows that it encompasses four BB-SFGs: one MIMO-DDCC, one CCI I+ and two CCI I− (identified with different colors). The corresponding block circuit is given in Fig. 16. A routine analysis shows that the proposed circuit is correct. Corresponding Spice simulations are shown in Fig. 17.

Fig. 15. The SFG of the expanded circuit (of Fig. 5) contains one MIMO-DDCC and three CCs.

\[ V_{in} \]
\[ Y_{CCI I} \]
\[ \text{DDCC} \]
\[ Y_{CCI I} \]
\[ Z_{CCI I} \]
\[ R_{d}C_{d} \]
\[ E \]
\[ \text{CCI I}− \]

Fig. 16. The active filter constructed on the basis of the SFG of Fig. 15, according to the identified BB-SFGs.

Fig. 17. Spice simulation results (low frequency difference between the curves is due to the non zero X-port resistance of the CCI I−). \( C_{1}=C_{2}=1\text{mF}, C_{c}=C_{r}=5\text{nF}, R_{1}=R_{a1}=R_{a2}=R_{b2}=R_{d2}=1\text{k}\Omega. \)

- **Circuit #3:**

  A simple investigation of the SFG of Fig. 8 shows that the later encompasses one DVCC and one CCI I. The corresponding constructed circuit is given in Fig. 18, and the Spice simulations of Fig. 19 show the viability of the proposed circuit.
5. Conclusion

The available literature offers a wide plethora of active filters. Current conveyors (CCs), differential voltage current conveyors (DVCCs) and differential difference current conveyors (DDCCs) were/are very widely used in such design. However, as it was highlighted in the paper, in most (or all) cases there is no indication on how these filters were synthesized! A lack of systematic, efficient and easy synthesis techniques exist. Besides, in most proposed networks floating passive components are used, making these circuits not adequate for integration. In this paper we proposed a novel, versatile, easy and efficient synthesis technique of active filters using signal-flow graphs (SFGs). We show that the DDCC (and consequently its derivatives, i.e. DVCCs and CCs) is a basic building block in such approach. We also show that the technique can be easily applied to both the RLC-passive basis and the symbolic transfer function basis, as well.

References


About Authors ...

Mourad FAKHFAKH was born in Sfax-Tunisia in 1969. He received the engineering degree, the PhD degree and the ‘Habilitation’ from the National Engineering School of Sfax (ENIS), Tunisia, in 1996, 2006 and 2011, respectively. From 1998 to 2004 he worked in the Tunisian national company of electricity and gas (STEG) as the head of the technical intervention department. In September 2004, he joined the high institute of electronics and communications (ISECS) where he is working as a Professor Associate. Dr. Fakhfakh is an IEEE senior member. He has (co)authored two books and around 100 papers in high impact journals, international conferences and book chapters. He regularly serves as a reviewer in many prestigious international journals and conferences. Dr. Fakhfakh research interests include symbolic analysis techniques, analog circuit design automation, analog circuit synthesis, and optimization techniques.
Marian Pierzchala was born in Kepno, Poland, in 1939. He received the M.Sc. degree in Electrical Engineering in 1963 and the Ph.D. degree in Electronics in 1976 from the Wroclaw University of Technology, Wroclaw. His research interests include several aspects of computer-aided design of integrated circuits and symbolic simulation of electronic circuits. He is currently an Emeritus Professor of Electronic Engineering at the Institute of Telecommunication, Teleinformatics and Acoustics, Wroclaw University of Technology (WUT), Wroclaw.