



POLITECNICO DI TORINO
Repository ISTITUZIONALE

A BiCMOS current carrier transceiver on low voltage power lines

Original

A BiCMOS current carrier transceiver on low voltage power lines / M., Sartori; Lazarescu, MIHAI TEODOR; D., Ioan. - STAMPA. - (1994), pp. 304-309. ((Intervento presentato al convegno Fifth Eurochip workshop tenutosi a Dresden, Germany nel 17-19 Ottobre.

Availability:

This version is available at: 11583/2591967 since: 2018-09-19T18:21:11Z

Publisher:

Eurochip

Published

DOI:

Terms of use:

openAccess

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)

EUROCHIP

SERVICE ORGANISATION OF THE CEC VLSI DESIGN TRAINING ACTION



**FIFTH EUROCHIP WORKSHOP
ON VLSI DESIGN TRAINING
17-18 OCTOBER 1994
DRESDEN - GERMANY**



RR
6561
(5)



TABLE OF CONTENTS

III Foreword

V Organisation and Aim

1 VLSI DESIGN : FROM TEACHING TO RESEARCH

CHAIRPERSON : W SCHWARZ, TECHNISCHE UNIVERSITÄT DRESDEN

2 TOWARDS TEACHING SYSTEM DESIGN CONCEPTS : ADVANTAGES AND EXPERIENCES

J Bormans, J Cornelis, ETRO/IRIS, VUB, Brussels
F van der Schueren, IHAM, Antwerpen
I Bolsens, VSDM/IMEC, Leuven

7 THE SEMICUSTOM DESIGN AND TEST PATH, USED FOR CHIP DESIGN EDUCATION AT DELFT UNIVERSITY

R Nouta, E Hendriks, Technische Universiteit Delft

12 5.8Gb/s 16:1 MULTIPLEXER AND 1:16 DEMULTIPLEXER USING 1.2 μ BICMOS

J Midtgaard, C Svensson, DTU, Lyngby

17 TEACHING ANALOG AND HYBRID DESIGN

CHAIRPERSON : M DECLERCQ, ECOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

18 A MIXED INTEGRATED CIRCUIT DESIGN PRACTICAL PROJECT

JF Naviner, P Loumeau, H Petit, J Porte, Telecom, Paris

19 TRAINING IN ANALOG/DIGITAL CMOS DESIGN

P Nord, BA Molin, Lund University

25 TEACHING MIXED-MODE INTEGRATED CIRCUIT DESIGN USING A CUSTOMIZED ANALOG/DIGITAL TRANSISTOR ARRAY UNDER CADENCE ANALOG ARTIST

H Acker, S Schwehr, J Vollrath, Technische Universität Darmstadt

31 FUNDAMENTALS

CHAIRPERSON : R UBAR, TALLINNA TEHNIKAÜLIKOO

32 EARLY EXPOSURE TO REAL DESIGN AND IMPLEMENTATION IN A COMPUTER ENGINEERING COURSE

J Garside, M Clarke, University of Manchester

38 COMPLEXITY MEASURES FOR VERILOG-HDL MODELS

M Schäfers, P Blinzer, J Reitner, Technische Universität Braunschweig

44 ANALYZING LARGE STATEMATE MODELS

E Cochlovius, U Golze, Technische Universität Braunschweig

49 CURRICULA

CHAIRPERSON : M RENCZ, BUDAPESTI MŰSZAKI EGYETEM

50 VLSI DESIGN TRAINING AT THE TECHNICAL UNIVERSITY OF DRESDEN

R Schüffny, W Reinhold, Technische Universität Dresden

51 EDUCATION IN THE AREA OF HIGH-LEVEL DESIGN TECHNIQUES AT TU DARMSTADT

U Baake, M Goedecke, SA Huss, M Schaffner, Technische Universität Darmstadt

57 TEACHING HIGH-SPEED GAAS IC-DESIGN

P Danielsen, DTU, Lyngby

63 MICROELECTRONICS AND VLSI DESIGN IN NEW CURRICULA AT THE FACULTY OF ELECTRONICS WUT

A Pflitzner, W Kuzmicz, Politechnika Warszawska

69 TEACHING DIGITAL DESIGN

CHAIRPERSON : B HOCHET, ECOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

- 70 **AN APPROACH TO VHDL MODELING OF PROCESSORS : APPLICATION TO INTEL 8051**
C Premont, N Abouchi, R Grisel, ICPI, Lyon
- 79 **MULTILAB PROJECT**
A Amara, M Ciazynski, F Amiel, JF Lepere, ISEP, Paris
- 85 **EXERCISES ON HIGH LEVEL DESIGN AUTOMATION**
P Thole, W Rosenstiel, Universität Tübingen
- 91 **PRACTICAL AND EDUCATIONAL ASPECTS OF ON-LINE ARITHMETIC**
J Andersen, FT Møller, O Olsen, Aalborg University

97 SESSION EUROCHIP

CHAIRPERSON : A KAESSER, GMD/EUROCHIP

99 ANALOG CIRCUIT DESIGN + MODELING

CHAIRPERSON : A KAISER, INSTITUT SUPERIEUR D'ELECTRONIQUE DU NORD, LILLE

- 100 **A HIGH SPEED, LOW POWER 8-BIT CMOS A/D CONVERTER**
DJ Foley, JG Ryan, National Microelectronics Research Centre, Cork
- 103 **A VLSI DESIGN PROJECT FOR CROSSTALK MEASUREMENT**
E Sicard, A Liaud, JY Fourniols, JL Noullet, INSA, Toulouse
- 109 **A MONOLITHIC SAMPLE & HOLD CIRCUIT FOR HIGH-SPEED DIGITAL WAVEFORM ACQUISITION**
GF Avitabile, A Cidronali, GF Manes, Università di Firenze

115 VLSI PROCESSOR DESIGN

CHAIRPERSON : A FERRARI, UNIVERSIDADE DE AVEIRO

- 116 **DESIGN OF A RISC/VLIW PROCESSOR**
D Houzet, IRT-ENSEEIH, Toulouse
- 120 **A TUTORIAL FOR ADVANCED VLSI COURSE : DESIGNING THE 32 BIT DLX MICROPROCESSOR WITH THE ALLIANCE CAD SYSTEM**
P Bazargan-Sabet, J Dunoyer, A Greiner, MM Rosset-Louërat, Université Pierre et Marie Curie, Paris
- 128 **HIGH LEVEL DESIGN OF A RISC MICROCONTROLLER**
B Weber, R Reither, J Fromwald, P Mandl, G Gridling, D Loy, Technische Universitaet Wien
- 133 **A MICROPROCESSOR IN 4 MONTHS : DEVELOPMENT OF THE FHOP - MICROPROCESSOR - KERNEL VIA VHDL AND LOGIC - SYNTHESIS**
T Gieringer, F Zimpler, D Jansen, Fachhochschule Offenburg
- 139 **VHDL-BASED ARCHITECTURAL DESIGN OF GRECO, A HIGH-PERFORMANCE SCREENING COPROCESSOR**
D Buyse, P Cnudde, R Lasure, J Van Campenhout, Industriële Hogeschool BME, Gent

145 TEST AND TESTABILITY

CHAIRPERSON : E VALDERRAMA, UNIVERSIDAD AUTONOMA DE BARCELONA

- 146 **FAULT SIMULATION OF VERILOG MODELS ABOVE THE GATE LEVEL**
T Rosenthal, KP Wachsmann, Technische Universität Braunschweig
- 152 **A PC-BASED CAD SYSTEM FOR TRAINING DIGITAL TEST**
R Ubar, A Buldas, P Paomets, J Raik, V Tulit, Tallinna Tehnikaülikool, Tallinna
- 158 **BOUNDARY SCAN CELLS FROM DESIGN TO TEST IN ASIC**
A Dandache, A Nassih, B Lepley, JP Charles, LICM/CLOES, Metz
- 164 **AN EXAMPLE OF BOUNDARY-SCAN IMPLEMENTATION FOR TEACHING BOARD LEVEL TESTING**
O Florent, E Rejouan, A Derieux, M Hirech, Université Pierre et Marie Curie, Paris
- 170 **DEFECT DETECTION BY THE BULK CURRENT**
G Kemnitz, H Köhler, RG Spallek, Technische Universität Dresden

177 DESIGN METHODOLOGIES AND TOOLS

CHAIRPERSON : O MANCK, TECHNISCHE UNIVERSITÄT BERLIN

- 178 **DESIGN OF A TRANSMISSION FAILURE INDICATOR CHIP IN A UNIVERSITY STUDENT COURSE USING VHDL**
J Frickel, C Kuntzsch, U Heinkel, M Selz Universität Erlangen-Nürnberg
- 182 **TEACHING EXPERIENCES USING REPROGRAMMABLE GATE ARRAYS**
M Colley, J Standeven University of Essex
- 188 **A ROBUST DESIGN ENVIRONMENT FOR VLSI TRAINING WITH A VERY SHORT LEARNING CURVE**
P Groeneveld, Technische Universiteit Delft
- 194 **TEACHING SYSTEM INTEGRATION USING FPGAS**
A Klindworth, K Lagemann, L Larsson, B Schütz, University of Hamburg
- 200 **CHDL++: UNDERSTANDING VHDL IMPLEMENTATION CONCEPTS BY USING C++**
KC Posch, Technische Universitaet Graz

207 SPECIAL SESSION : FUTURE DEVELOPMENTS IN STRATEGIC AREAS IN MICROELECTRONICS

CHAIRPERSON : W SCHWARZ, TECHNISCHE UNIVERSITÄT DRESDEN

- 208 **FUTURE DEVELOPMENTS IN SENSORS AND ACTUATORS**
W. Sansen, KU Leuven
- 218 **FUTURE DEVELOPMENTS IN THE TELECOMMUNICATION WORLD**
J. Danneels, Alcatel Bell Telephone, Antwerpen

225 TECHNOLOGY TRANSFER

CHAIRPERSON : A SAUER, SNI MÜNCHEN

- 226 **IMPLEMENTATION OF A MULTI-FUNCTION SIGNAL DETECTION BLOCK FOR A FIELD PROGRAMMABLE ANALOGUE ARRAY USING MIETEC 2.4µ CMOS PROCESS AND MENTOR GRAPHICS SOFTWARE VERSION 8.2**
S Chang, BR Hayes-Gill, C Paull, University of Nottingham
- 232 **TRANSFERRING MICROELECTRONIC DESIGN AND TEST SKILLS TO SME THROUGH END-OF-COURSE PROJECTS**
S Bracho, F Azcondo, M Martínez, Universidad de Cantabria
- 238 **MICROSWISS CENTER : A NEW WAY FOR TECHNICAL ENGINEERING SCHOOLS TO COLLABORATE WITH INDUSTRIES**
JD Chatelain, Centre MICROSWISS de Suisse occidentale
F Corthay, M Jacomet, F Rahali, Ecole d'Ingénieurs du Valais

243 MICROELECTRONICS IN EUROPE

MODERATOR : G DE JONQUIERES, FINANCIAL TIMES

Panelists Dr METAKIDES, Director RTD : Information Technologies, Directorate General Industry, EC
Dr KNORR, Member of Siemens Executive Board
Dr SCHOMMER, Minister of Economy of Saxonia
Dr CORNU, Vice-President of ALCATEL

245 STUDENT DESIGN EXPERIMENTS

CHAIRPERSON : F MALOBERTI, UNIVERSITÀ DI PAVIA

- 246 **THE DESIGN OF AN ASIC FOR DRIVING A SWITCHED RELUCTANCE MOTOR**
G Cathébras, LIRMM, Montpellier
J Clare, University Park, Nottingham
- 252 **THE URISC EXERCISE**
M Schäfers, KP Wachsmann, G Telkamp, Technische Universität Braunschweig
- 258 **EXPERIENCE ON THE DEVELOPMENT OF A NEUROEMULATOR SYSTEM**
N Avellana, J Carrabina, I Rabaneda, E Valderrama, Universidad Autónoma de Barcelona
- 264 **STUDENT DESIGN EXPERIMENTS-REVISITED**
EJ Aas, I Sundsbø, The Norwegian Institute of Technology, Trondheim

271 HIGH-SPEED DIGITAL DESIGN

CHAIRPERSON : A DERIEUX, UNIVERSITÉ PIERRE ET MARIE CURIE, PARIS

- 272 **REGISTER-FILE GENERATOR IN GALLIUM ARSENIDE**
P Royannez, A Amara, ISEP, Paris
M Glesner, T Hollstein, G Hoffmann, Technische Universität Darmstadt
- 278 **DESIGN OF A HIGH-SPEED DSP CELL LIBRARY**
C Hegarty, R Jensen, S Lidholm, National Microelectronics Research Centre, Cork
- 284 **IMPLEMENTATION OF A BINARY-TO-RNS-CONVERTER**
D Birreck, A Drolshagen, W Anheier, R Laur, Universität Bremen
- 290 **DESIGN AND EXPLOITATION OF A 26,000 GATE MESSAGE ROUTING DEVICE**
BC O'Neill, GC Coulson, JW Ellis, S Clark, Nottingham Trent University

303 ANALOG CIRCUIT DESIGN TRAINING

CHAIRPERSON : V PORRA, TEKNILLINEN KORKEAKOULU, HELSINKI

- 304 **A BICMOS CURRENT CARRIER TRANSCEIVER ON LOW VOLTAGE POWER LINES**
M Sartori, Politecnico di Torino
MT Lazarescu, D Ioan, University "Politehnica" Bucuresti
- 310 **TEACHING FULL-CUSTOM DESIGN OF ANALOG BUILDING BLOCKS WITH EUROCHIP FACILITIES**
V Liberali, F Maloberti, Università di Pavia
- 316 **DESIGNS OF MMIC MICROWAVE AMPLIFIERS BY ENGINEERING STUDENTS AT INPG**
F Ndagijimana, B Cabon, ENSERG/INPG, Grenoble

323 POSTERS

- 324 **SYNTHESIS OF A XILING FPGA VECTOR PROCESSOR USING VHDL AND POWERVIEW**
D Taylor, The University of Huddersfield
- 330 **A MICROPROCESSOR UNDERGRADUATE DESIGN PROJECT**
R Beechinor, B Counihan, S Lidholm, National Microelectronics Research Centre, Cork
- 336 **MULTI-STAGE SIGMA DELTA ANALOGUE TO DIGITAL CONVERTERS**
A Keady, P Joyce, C Lyden, J Ryan, National Microelectronics Research Centre, Cork
- 342 **A VHDL TUTORIAL FOR PERSONAL COMPUTERS**
J López, JC López, ETSI Telecomunicación, Madrid
- 346 **TEACHING VLSI DESIGN TO ELECTRONIC ENGINEERS AT UNIVERSIDADE DE AVEIRO**
AB Ferrari, VC Alves, DM Santos, Universidade de Aveiro
- 347 **AN OPTIMUM SCHEDULE FOR VERY LONG INTEGER OPERATIONS WITH ADDRESSLESS REGISTER SETS**
A Grogger, R Posch, Technische Universität Graz
- 353 **LEARNING PIPELINED ARRAYS TRADE-OFFS USING STANDARD CELLS**
E Boemo, J Jauregui, C Santos, F Moreno, J Meneses, ETSI Telecomunicación, Madrid
- 359 **A REAL TIME SYSTEM FOR ISOLATED SPEECH RECOGNITION BASED ON VITERBI ALGORITHM**
JM Fernández, P Altares, R Peralta, F Moreno, J Meneses, ETSI Telecomunicaciones, Madrid
- 364 **ANALOG CELLULAR NEURAL NETWORK DESIGN AS A STUDENT TEAM WORK PROJECT**
K Halonen, A Paasio, V Porra, Teknillinen Korkeakoulu, Helsinki
- 369 **FAST PROTOTYPING AND EMULATION OF ASICS USING FPGAS**
P Kindsmüller, W Puffer, Technische Universität München
- 375 **DEVELOPMENT OF A PROGRAMMABLE DIGITAL CONTROLLER FOR THE IMPLEMENTATION OF A VIRTUAL LAB**
G Donzellini, D Ponta, S Rossi, L Sciotto, M Taini, M Valle, Università di Genova
- 381 **DIGITAL HEART-RATE MONITOR**
A Boilson, MJ Burke, Trinity College Dublin
- 386 **HIGH LEVEL MODELING AND SYNTHESIS OF A SIMPLE MICROPROCESSOR WITH TEST STRUCTURES**
W Daems, M Temmerman, Katholieke Industriële Hogeschool Antwerpen
- 392 **DECIMATION FILTER FOR SIGMA-DELTA A/D-CONVERTER**
S Becker, W Reinhold, Technische Universität Dresden

- 393 **TEACHING COUPLED LAYOUT, PROCESS AND DEVICE DESIGN OF MODERN SEMICONDUCTOR STRUCTURES**
R Dittmann, T Graetz, W Klix, JU Schluessel, RG Spallek, Technische Universität Dresden
- 394 **VLSI DESIGN IN A THREE YEAR ENGINEERING CURRICULUM**
JL Navarro, MC Lacruz, C Sanz, Universidad Politécnica de Madrid
- 400 **DESIGN OF A SIGNAL ACQUISITION CIRCUIT FOR A TELEMETRY TRANSMITTER**
H Chaoui, GN Lu, S Rigo, CEMP/Université Paris 6 et 7
- 406 **EXPERIENCE ACCUMULATED BY THE SIMULATION OF AN APPLICATION SPECIFIC ANALOG INTEGRATED CIRCUIT**
GPK Economou, GC Anagnostopoulos, CE Goutis, University of Patras
- 412 **USER-FRIENDLY FPGA DESIGN WITH AN IMPROVED CADENCE OPUS - XILINX XACT INTERFACE**
A Koch, Technische Universität Braunschweig
- 416 **CONCEPTION OF MICROWAVE MONOLITHIC INTEGRATED MIXERS BASED ON GAAS FET SWITCHES DEVICES**
E Gosse, EA Allamando, Université de Lille
- 422 **A NEW VHDL-BASED APPROACH IN MULTILEVEL SIMULATION OF SIGNAL PROCESSING SYSTEMS**
H Garbe, HJ Jentschel, R Kaminski, Technische Universität Dresden
- 428 **VLSI DESIGN OF AN ADAPTIVE LATTICE FILTER FOR MULTICHANNEL SIGNAL PROCESSING**
GO Glentis, MM Samsom, GH Slump, Universiteit Twente, Enschede
- 429 **IMPACT OF A TEMPUS JEP ON DIGITAL SYSTEMS DESIGN COURSES AT TECHNICAL UNIVERSITY IN ZIELONA GORA**
J Mirkowski, M Adamski, J Szajna, Politechnika Zielona Góra
- 434 **A CONFIGURABLE MASSIVELY PARALLEL NEUROEMULATOR SYSTEM**
M Alonso, O Bernat, R Capillas, A Carreras, J Castillo, E Córdoba, N Cruz, JA Doblado, A Fernández, P Garcia, R Holgado, O Mascort, A Martinez, MA Moruno, M Pérez, J Plana, I Romero, J Viveros, N Avellana, Universidad Autonoma de Barcelona

435 CAD TOOL DEMONSTRATIONS

447 EXHIBITION OF COURSE MATERIAL

459 CIRCUITS EXHIBITION

463 INDEX

