

Spring 4-16-2007

Glasses for microphotonics

Ray DeCorby
University of Alberta, Canada

Follow this and additional works at: <https://preserve.lehigh.edu/imi-tll-conferences-scientificchallenges>



Part of the [Materials Science and Engineering Commons](#)

Recommended Citation

DeCorby, Ray, "Glasses for microphotonics" (2007). *International Workshop on Scientific Challenges for Glass Research*. 5.
<https://preserve.lehigh.edu/imi-tll-conferences-scientificchallenges/5>

This Video is brought to you for free and open access by the Glass Conferences and Workshops at Lehigh Preserve. It has been accepted for inclusion in International Workshop on Scientific Challenges for Glass Research by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.



glasses for microphotonics

*International Workshop on Scientific Challenges for
New Functionality in Glass*

*Washington DC
Apr. 16, 2007*

Ray DeCorby
Associate Professor, ECE Department
TRLabs Scientist
University of Alberta
Edmonton, Alberta, Canada

Collaborator Acknowledgements:

Prof. Al Meldrum, Ying Tsui, Jim McMullin, Safa Kasap (U of Saskatchewan)

Student Acknowledgements:

Nakeeran Ponnampalam, Mahesh Pai, Trevor Allen,
Tom Clement, Florian Lenz



- ① Microphotonics: photonics on/with (silicon) electronics
 - ⇒ microphotonic devices (photonic crystals, microcavities, etc.)
 - ⇒ motivation and drivers
 - ⇒ back-end versus front-end integration of photonics
- ② Glasses as enablers of microphotonics
 - ⇒ the glass transition as enabler
 - ⇒ metastability as enabler
 - ⇒ glasses as hosts: composite materials, etc.
- ③ Scientific challenges for glasses in microphotonics
 - ⇒ high index contrast devices
 - ⇒ compatible processing: thermal ‘window’, etc. ...




① microphotonics (1): technologies for realization of chip-scale (μm to mm) photonic devices

⇒ photonic crystal and wire waveguides and microcavities that enable light to be bent and confined on micron scales, without excessive light radiation

⇒ relies on high refractive index contrast between compatible materials

Source: NTT



Silicon (on insulator)
photonic wire waveguides

② microphotonics (2): fabrication of photonic/optical devices using the same processing steps employed in microelectronics

⇒ this definition is a bit more restrictive, implies CMOS compatible materials and process flow, etc.




Microphotonics – building blocks

1 photonic ‘wires’, microdisks, microspheres


- ⇒ total internal reflection devices
- ⇒ microring resonators are a common example

SiN microrings, T. Barwicz et al., Opt. Express, 2004.



2 photonic crystals (photonic bandgap devices)

- ⇒ point defect microcavities
- ⇒ line defect waveguides



3 common denominator is high index contrast

- ⇒ $\Delta n > 0.2$ required for photonic wire bend radius $< 10 \mu\text{m}$
- ⇒ $n_2/n_1 \sim 2$ or greater required for full photonic bandgap in a 3-D photonic crystal

Glasses as microphotonic materials (1)

“Glass ... (accounts) for more than 90 percent of all optical elements manufactured” – W.J. Tropf et al. in *OSA Handbook of Optics, Vol. II*


Many traditional advantages of glass transfer well to the microphotronics regime:

1 cheap, isotropic, homogeneous:



- ⇒ ease of forming high quality films, etc.
- ⇒ low volume scattering (no grain boundaries)
- ⇒ no ‘preferred’ directions (ie. on chip)

2 processing enabled by glass transition:

- ⇒ structures can be formed (molded, drawn, etc.) by heating above glass transition, then freezing in place
- ⇒ flow and reflow can produce nm-scale surface roughness



Source: Limin Tong et al., *Nature*, Dec. 2003



Source: D.K. Armani et al., *Nature*, Feb. 2003




Glasses as microphotonic materials (2)

Many traditional advantages of glass transfer well to the microphotonic regime:

3 metastability as an enabler:


- ⇒ energetic beams (light, e-beams, ion beams) of modest intensity can often induce transitions between ‘metastable states’
- ⇒ can be exploited for direct patterning of microdevices, and post-fabrication *trimming* of microphotonic devices



Holographically direct patterned 3D photonic crystal in chalcogenide glass, B. Feigel et al., Appl. Phys. Lett., 2000.

4 functionality by ‘doping’ (glasses as hosts):

- ⇒ rare-earth ions, quantum dots, metal nanoclusters can be incorporated for light emission, nonlinear, magneto-optic effects, etc.
- ⇒ the glass host lends its other advantages (ease of processing, etc.)




CMOS compatible LED: ST microelectronics, 2003

aside: amorphous materials (ie. SiO₂ gate dielectrics, etc.) continue to be of great importance to microelectronics




The silicon-photonics intersection

Microprocessor chip
Source: IBM



Source: JDS Uniphase



InP-based laser transmitter

YIG-based isolator

LiNbO₃-based modulator

SiO₂/silicon-based AWG

Photonic components:
at the intersection



Source: Corning



SMF-28e[®]
Fiber

Fiber: the transporter of data

Starting Assumptions

- 1 silicon (CMOS) is the dominant computing/electronics platform for the foreseeable future
- 2 optical fiber is the best transport medium available
- 3 traditional photonic devices are an impediment to 'pervasive' computing, sensing, and communications



The need for microphotronics in fiber networks (1)

Source: JDS Uniphase



① traditional photonics: high-tech components, ‘arcane and expensive’ systems.

- ⇒ different (specialized) material systems for every optical function
- ⇒ devices are ‘integrated’, but negligible system integration
- ⇒ devices typically interconnected by fiber pigtails

② current approach leads to poor economics


- ⇒ each photonic device is expensive (several k to several 10s of k)
- ⇒ optical alignment (of each device to its fiber pigtails) is critical and challenging; packaging accounts for ~50-90% of the cost of a device ...



The need for microphotronics in fiber networks (2)

- 1 the economics of optical networks needs fundamental change
 - ⇒ the current approach (no system integration) is economic (barely) for long-haul high-capacity systems
 - ⇒ does not work as effectively in the sectors with high growth potential: **fiber-to-the-home, pons, metro, etc.**
- 2 integration needed: of diverse photonic devices, between optics/electronics
 - ⇒ traditional integrated approaches (InP, LiNbO₃ ...) advancing but yet to break through (cost, yield, etc. remain issues)
 - ⇒ need a single standard platform for optical integration (*silicon?*); glasses can play a role here (flexibility in processing, composition, etc.)

Microprocessor chip
Source: IBM



Source: Corning

Integration of photonics on/with silicon: might 'streamline the intersection' between silicon electronics and photonic transport networks



“...optical networks are arcane and expensive ... The goal of bringing optical networking down to the curb and ultimately to the PC can only be met if high-performance, low-cost, low-power optical components are available.” M. Paniccia, Director of Photonics Research, Intel

Electronics & photonics – perfect marriage?

Source: N. Savage, "Linking with Light", IEEE Spectrum, Aug. 2002.

- 1 they need each other
 - ⇒ photonic networks need closer integration with silicon electronics (see above)
 - ⇒ silicon electronics will increasingly need photonics for high speed interconnects (board to board, chip to chip, intrachip?)

- 2 microphotonics might be a much needed boost for photonics:
 - ⇒ recovery from the fiber boom/bust cycle has been slow



- internet
- wireless
- AI
- biotech
- ICs
- nanotech
- infotech
- robots
- other
- optics/photonics


Answers to "most important technology for the coming decade" IEEE Spectrum, Nov. 2004




Silicon-Photonics Convergence in Industry

1 Optical networking industry

- ⇒ hybrid integration between optical components and silicon CMOS increasing in sophistication...)
- ⇒ CMOS plays an increasingly important role in fiber networks (forward error correction, advanced line coding functions, O/E/O ...)
- ⇒ is hybrid III-V / CMOS integration approach truly scalable in a mass-market sense?




Source: Infinera



Source: Xanoptix


2 Silicon IC industry

- ⇒ the big silicon firms have increased their investment in photonics
- ⇒ will a *truly integrated optoelectronics technology* be incubated by the IC industry, with optical networks as one of the main beneficiaries?




CMOS compatible LED: ST microelectronics, 2003

SOI photonic crystal and wire waveguides: IBM, 2004




CMOS (SOI) compatible modulator: INTEL, 2004




Monolithic / Hybrid Integration

Source: MOTOROLA

monolithic → 'single stone'




- ① Strictly speaking, even a silicon IC is not a monolithic system
 - ⇒ relies on a diverse set of mutually compatible materials (silicon, polySi, SiO₂, Al, Cu, W ...)
 - ⇒ sometimes monolithic is equated with processes restricted to the 'standard' set of materials
- ② same flexibility should be afforded to *photonic* integration as electronic integration; possible (?) working definitions are:
 - ① **Monolithic integration:** system fabricated on a single wafer using automated mask alignment and a defined set of process steps (thin film dep, lithography, implantation, diffusion, etching)
 - ② **Hybrid integration:** system assembled by interconnecting separately fabricated parts, using techniques (pick and place, flip-chip, etc.) other than automated mask alignment



Approaches to photonics on silicon (1)

1 front-end approach (especially SOI):

- ⇒ high-temperature processes OK
- ⇒ inherently compatible, but **disruptive** to the standard process flow
- ⇒ Photonics/electronics compete for real estate
- ⇒ restricted in terms of materials /functionality
- ⇒ range of photonic functions are possible using crystalline silicon




All-optical switch in SOI, source: V.R. Almeida et al., *Nature*, Oct. 28, 2004.


3-d photonic structures in SOI, source: P. Koonath et al., *Appl. Phys. Lett.*, Aug. 2004.

2 middle-ground approach:

- ⇒ use 'standard' CMOS materials (SiON, Ta₂O₅, etc.)
- ⇒ processing temperature somewhat variable, depending on exact placement in the process flow
- ⇒ more flexible than front-end approach



SiN-based waveguides integrated with Si detectors on CMOS, source: M.J. Koblinsky et al., *Intel Tech. J.*, May 2004.



Approaches to photonics on silicon (2)

③ back-end post-processing approach (above IC approach):

⇒ analogous to above IC approach used for integration of RF devices on CMOS

i. potential advantages

⇒ least disruptive to the standard CMOS process flow

⇒ wide range of functional materials can be employed, in theory at least


⇒ Possibility for 3-d integration, within a set of photonic interconnect levels

ii. overriding challenges


⇒ restricted processing temperatures (<400 C for 1-2 hours?), CTE issues

⇒ new materials/devices must be compatible with packaging-related temperature excursions and in-use IC temperatures (>100 C)


⇒ 'vias' required to link front-end opto-electronic devices (photodetectors, etc.) to back-end photonics



Transmission lines on CMOS, Source: G.J. Carchon et al., IEEE T-MTT, April 2004.



Proposal for post-processed glass interconnects on CMOS, Source: LittleOptics



Surface roughness in microphotronics (1)

① Surface (interface) scattering loss is a major challenge in microphotronics

⇒ chip-scale waveguides must be very small and have high core-cladding refractive index contrast


⇒ The Tien model for estimating scattering loss in a (slab) waveguide tells us:

$$\alpha_S \sim \sigma^2 \Delta n^2$$

α_S – scattering loss coefficient

σ – standard deviation (characteristic amplitude) of the roughness

$$\Delta n^2 = n_{core}^2 - n_{cladding}^2$$



SOI photonic wire, Sakai et al., Yokohama U.

② scattering loss can be severe as Δn increases and core dimensions shrink ($\alpha_S \sim 1/d^4$)


⇒ to minimize scattering loss, more accurate models (such as Payne-Lacey model) indicate that both the characteristic amplitude (σ) and the correlation length (L_C) of the roughness statistics must be low



Surface roughness in microphotronics (2)

Traditional
integrated optics

microphotronics



Minimum bend radius for 'negligible' radiation loss

Approx. loss due to surface roughness, with surface roughness statistics as a parameter

Core-cladding index contrast

Source: K. Wada, Proc. SPIE vol. 5357


- ❶ light can be bent or confined on a μm scale, using either TIR or photonic crystal dielectric structures. Either approach requires:
 - ⇒ $\Delta n \sim 1$ or greater
 - ⇒ precise feature definition on a sub- μm scale
 - ⇒ nearly atomic level feature smoothness to minimize light scattering



Surface roughness in microphotonics (3)

$$Q_{SS} = \frac{\lambda^2 D}{2\pi^2 \sigma^2 L_C}$$

D – microsphere diameter



❶ Q-factor of a microsphere cavity often limited by surface scattering

⇒ $Q \sim 10^{10}$ has been demonstrated for reflowed SiO_2 spheres formed at the end of glass fibers (the highest Q for any solid-state microcavity)


T_g -enabled fabrication of microphotonic structures

1 liquids have optical quality surfaces through 'self-assembly'

⇒ glass devices can be formed from a liquid state, thus can benefit from the same surface-tension mediated assembly of smooth surfaces



Water droplet on a superhydrophobic surface, Source: C. Sanchez et al., *J. Mater. Chem.*, vol. 15, 2005.



~50 μm microball lens by reflow of organic glass, Source: C.-T. Pan et al., *Appl. Opt.*, vol. 43, 2004.

2 roughness of a melt-formed or reflowed glass is determined by surface capillary waves (small amplitude fluctuations at a liquid surface, frozen into place at T_g)

⇒ SiO_2 surfaces have predicted rms roughness ~0.1 nm, confirmed many times


$$\sigma \approx \sqrt{\frac{k_B T_g}{\gamma(T_g)}}$$



Photonic wires in crystals vs. glasses


① ex. SOI photonic wires formed by state-of-the-art ebeam litho and dry etching

- ⇒ sidewall roughness as good as $\sigma \sim 5$ nm, $L_C \sim 50$ nm, with tight process control
- ⇒ propagation losses typically 3-10 dB/cm at $\lambda = 1550$ nm



② ex. SiO₂ wires fabricated by straightforward flame drawing technique


- ⇒ surface roughness as good as $\sigma \sim 0.5$ nm, $L_C \sim 50$ nm, with tight process control
- ⇒ propagation loss < 1 dB/cm at $\lambda = 633$ nm



Photonic crystals – crystals vs. glasses

① ex. line defect waveguides in 2-D SOI photonic crystals


- ⇒ ebeam litho and etching
- ⇒ best propagation losses typically 10-30 dB/cm, limited by roughness/disorder








② ex. air-core waveguides in 2-D glass photonic crystals (ie. photonic crystal fibers)

- ⇒ rod and stack preform, fiber drawing
- ⇒ best propagation losses ~1 dB/km, limited by surface roughness of ~0.1 nm (see Roberts et al., *Opt. Express*, vol. 13, pp. 236-244 (2004)).

Can these benefits (surface tension mediated surfaces and order) be transferred to 2-D and 3-D photonic crystals on chips?



Microcavities in crystals vs. glasses

	Fabry-Perot	Whispering gallery	Photonic crystal
High Q	 <p>Q: 2,000 V: $5 (\lambda/n)^3$</p>	 <p>Q: 12,000 V: $6 (\lambda/n)^3$</p>	 <p>Q: 13,000 V: $1.2 (\lambda/n)^3$</p>
Ultrahigh Q	 <p>F: 4.8×10^5 V: $1,690 \mu\text{m}^3$</p>	 <p>Q: 8×10^9 V: $3,000 \mu\text{m}^3$</p>	<p>glass?</p>

Crystalline semiconductor microcavities, $Q < 10^5$

Glass (SiO_2) microcavities, $Q > 10^8$

Source: K. Vahala, Nature, vol. XXX, 2003

- ❶ Q factor of microcavities typically limited by surface scattering loss
 - ⇒ lithography/etching steps used to form semiconductor microstructures
 - ⇒ surface tension can be employed in the manufacture of glass microstructures






Glass composites

① extensive research on nano-composite materials of numerous types:


- ⇒ nanocrystal-embedded glasses
- ⇒ glass-ceramics
- ⇒ hybrid inorganic-organic materials

② ex. chalcogenide glass / polymer composites can enable all-solid photonic crystals

- ⇒ thermo-mechanical compatibility and $n_2/n_1 \sim 1.8$ or greater



Research challenge: glass/polymer microphotronics



A scientific challenge: is it possible (using organic and inorganic glasses) to build chip-scale microphotronics, with diverse functionality, within or above the interconnect layers of silicon chips?

Key material requirements:

① Process compatibility

- ⇒ must be processible within a back-end ‘thermal budget’
- ⇒ should not degrade the performance of underlying electronics (by contamination, etc.)

② chip-scale integrated optics

- ⇒ must provide high index contrast (approaching that of SOI) to enable micron-scale bends, resonators, and photonic crystal building blocks
- ⇒ ideally should support *3d photonic integration*

③ multifunctional photonic circuitry

- ⇒ integration of passive/active materials is necessary
- ⇒ ideally, set of materials should enable a full range of active photonic functionality (photo/electroluminescence, electro-optic, Kerr nonlinear, acousto-optic, magneto-optic, thermo-optic, ...)

Summary of Interests and Contact Information



- ① integrated optics for fiber networks and computing
- ② silicon-based microphotonics
- ③ chalcogenide glasses for photonics
- ④ rare-earth doped glasses for waveguide amplifiers and sources
- ⑤ nonlinear integrated optics

Contact information

Ray DeCorby

University of Alberta

Electrical and Comp. Engineering

7th Floor, 9107 – 116 Street N.W.

Edmonton, Alberta, Canada, T6G 2V4



email: rdecorby@trlabs.ca



Silicon CMOS – a few facts (1)

① a microprocessor contains an incredibly complex on-chip network of interconnections

- ⇒ The Intel ‘Montecito’ processor (~2007) will contain **> 1 billion transistors**, clock rate **>10 GHz**
- ⇒ chips already contain **>7 km of interconnect wires per cm²**
- ⇒ up to 9 layers of interconnects used now; **>15 layers** envisioned
- ⇒ Chip cost is dominated by wires; adding layers is expensive
- ⇒ microprocessors **dissipate several hundred Watts per cm²**; **~50%** is due to resistive losses in interconnect metal



Source: MOTOROLA



Silicon CMOS – a few facts (2)

② interconnects pose the greatest challenge to the continuation of Moore’s law

- ⇒ wire ‘bandwidth’ scales downwards with feature size
- ⇒ processors increasingly ‘wait around’ for data (from memory etc.)
- ⇒ Longer ‘global’ interconnects pose the biggest problem
- ⇒ Copper wires and low k dielectrics developed at great cost to the industry; will provide temporary relief only
- ⇒ lots of solutions under study; new chip architectures, microwave/wireless solutions, on-chip optical interconnects

