# On solving algebraic equations using analog circuits for nonlinear digital signal processing 

Trang D. Nguyen<br>Lehigh University

Follow this and additional works at: https://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons

## Recommended Citation

Nguyen, Trang D., "On solving algebraic equations using analog circuits for nonlinear digital signal processing" (1990). Theses and Dissertations. 5352.
https://preserve.lehigh.edu/etd/5352

# ON SOLVING ALGEBRAIC EQUATIONS 

## USING ANALOG CIRCUITS

## ' FOR

NONLINEAR DIGITAL SIGNAL PROCESSING

by<br>TRANG D. NGUYEN

A thesis<br>Presented to the Graduate Committee<br>of Lehigh University in candidate for the Degree of Master of Science in<br>Electrical Engineering

Lehigh University
1990

This thesis is accepted in partial fulfillment of the requirements for the degree of Master of science.


## Acknowledgements

I wish to deeply thank Professor Douglas Frey, my thesis adviser, for his guidance and invaluable advice during the course of this study.

I am indebted to the support and encouragement from my family.

## Table of Contents

abstract ..... 1

1. INTRODUCTION ..... 2
2. Digital processing from nonlinear analog ..... 5 networks -The whole scheme-
2.1 MODELING NONLINEAR COMPONENTS AND ..... 7 STANDARD FORM EQUATION FOR NONLINEAR NETWORKS.
2.2 DIGITAL PROCESSING FROM NONLINEAR ..... 12NETWORKS.
2.3 CIRCUIT DEMONSTRATION : ..... 18
3. Circuit topologies to realize equation $x=w$ - ..... 25
BF(x) incorporated with DSP network
3.1 A HARDWARE APPROACH ..... 27
3.2 FIRST ORDER EQUATION ..... 29
3.2.1 Circuit topology ..... 29
3.2.2 Programming gain B ..... 32
3.3 SECOND AND HIGHER ORDER EQUATIONS ..... 36
3.3.1 Second order equation ..... 36
3.3.2 Higher order equations ..... 42
4. Programmable Polynomial Module incorporated ..... 46 with nonlinear DSP network
4.1 THE PRINCIPLE ..... 47
4.2 SQUARE LAW CIRCUIT CONFIGURATION ..... 51
4.3 POLYNOMIAL MODULE ..... 56
4.4 DESIGN CONSIDERATION ..... 59
4.4.1 Voltage-current converter stage ..... 59
4.4.2 Transistor mismatch ..... 62
4.4.3 Maximum input voltage swing ..... 69
4.4.4 Maximum output current ..... 69
4.5 PROGRAMMING COEFFICIENTS $\mathrm{a}_{\mathrm{i}}$ 's ..... 70
5. Existence and uniqueness of solution for the ..... 78 equation $x=w-B F(x)$ of nonlinear networks
5.1 BACKGROUND ..... 78
5.2 EXISTENCE AND UNIQUENESS OF SOLUTION ..... 82
FOR EQUATION $\mathrm{x}=\mathrm{w}-\mathrm{BF}(\mathrm{x})$
5.2.1 Nonlinearities with strictly monotone-increasing ..... 82characteristics.
5.2.1.1 Sufficient condition for the uniqueness of ..... 82solution for $\mathrm{x}=\mathrm{w}-\mathrm{BF}(\mathrm{x})$
5.2.1.2 Necessary and sufficient condition for the ..... 84 uniqueness of solution for equation $\mathrm{x}=\mathrm{w}$ - $\mathrm{BF}(\mathrm{x})$
5.2.2 Nonlinearities with non-monotone characteristics ..... 86
6. Experiment and Circuit simulation results ..... 92
6.1 EXPERIMENTAL RESULTS WITH EXPONENTIAL ..... 93 NONLINEARITIES
6.2 CIRCUIT SIMULATION RESULTS WITH SQUARE ..... 109
LAW NONLINEAR CHARACTERISTICS
6.2.1 First order circuit ..... 109
6.2.2 Second order circuit ..... 112
6.3 POLYNOMIAL MODULE AND SIMULATION ..... 116
RESULTS
6.4 POLYNOMIAL WITH PROGRAMMABLE ..... 122
COEFFICIENTS
7. Summary and conclusion ..... 128
reference ..... 132
vita ..... 134

## abstract

Recently it has been shown by Professor Frey that by applying a new generalized modeling technique any nonlinear network composed of two-terminal devices can be replaced by an associated linear network L . The structure of the network L together with the models allow the determination of network equations in the standard form $\mathrm{X}=\mathrm{Au}+\mathrm{BF}(\mathrm{X})$. Based on the associated network L and its standard form equation, a method to implement a digital equivalent from nonlinear analog networks was developed. The digital equivalent network contains a solve-for- $\mathrm{F}(\mathrm{X})$ subnetwork N which solves for $\mathrm{F}(\mathrm{X})$ according to equation $\mathrm{X}(\mathrm{n})=\mathrm{w}(\mathrm{n})-\mathrm{BF}[\mathrm{X}(\mathrm{n})]$. In this work a standard subnetwork N has been designed to operate in the equivalent DSP network. The designed subnetwork N provides means to adjust $\mathrm{w}(\mathbf{n})$ and B depending on the particular application and nonlinear devices. Networks with exponential and polynomial nonlinearities are studied in detail.The concept of a Programmable Polynomial Module is introduced and employed in the standard subnetwork N to implement an arbitrary nonlinear characteristic. Experimental results are shown in comparison to simulation.

## Chapter 1 INTRODUCTION

Sophisticated signal processing algorithms and hardware are prevalent in a wide range of systems, from highly specialized military systems through industrial applications to low cost, highvolume consumer electronics.

The field of signal processing has always benefited from a close coupling between the theory, applications, and technologies for implementing signal processing systems. Prior to the 1960 's, the technology for signal processing was almost exclusively continuous time analog technology. By this time, computers were few,very expensive, not very powerful and reliable and hard to program and use. The rapid evolution of digital computers and microprocessors together with some important theoretical developments caused a major shift to digital technologies, giving rise to the field of digital signal processing.

Digital networks have several advantages over their analog counterparts :

- Higher stablity. They are considerably less subject to noise than analog networks.
- More reliable. They are far less sensitive to variation of component parameter values. Simple error detection and correction mechanisms can be used in digital networks.
- Higher maintainability. They need no adjustments and no requirements for trimming and calibration process.
- Lower cost. The adcances of microelectronics technology in recent years have made complex systems at very low
cost but its impact has been larger in digital systems. Moreover, a general purpose digital system can be programmed for a particular processing task, eliminating the need to have different systems for each task.
- and In most cases, more accurate than analog systems due to the fact that the infinite small resolution that is theoretically possible in analog area can never be realized because of noise.

Because of above reasons, analog electronics are normally only tollerated in the absence of digital integrated circuits either fast enough to do a task or priced low enough. This critical problems in terms of speed and low operating frequency, however, have been the subject of several current promising researches and the convergence to a beter solution is becoming more and more realistic.

Nevertheless, there are circumstances beyond the scope of digital signal processing. How to convert a nonlinear analog network into a digital equivalent is still an unsolved problem.

To digitalize an analog system, depending on particular application one may use one of several available mapping techniques ; e.g Euler, impulse invariant, bilinear etc..; to map a transfer function from S- domain into Z- domain. Inherently, these mapping techniques require a Laplace transfer function of the network must be existed, which is just a matter of algebra for linear analog networks. For nonlinear networks, however, it's imposible to obtain a Laplace transfer function. Thus, so far there is no avalaible method to implement a digital equivalent from nonlinear analog networks.

Extensive works have been devoted to the area of nonlinear
network by Dr. Douglas Frey, a professor of Computer Science and Electrical Engineering Department at Lehigh University. Currently, he is searching a general method to implement digital equivalents from nonlinear analog networks, The basic principles of his method, reported in [1], may open a new direction to complete the picture of digital signal processing area.

It's the interest in his idea has lead me to this study to explore a small part of his idea and hopefully have certain contribution to later researches involve in nonlinear digital signal processing.

In this study the whole scheme is presented in chapter 2. Chapter 3 discusses several circuit topologies to realize the standard equation incorporated with DSP network from nonlinear analog structures. The concept of a Programmable Polynomial Module is introduced and designed in chapter 4 to implement an arbitrary nonlinear characteristic . Chapter 5 derives necessary and sufficient conditions imposed on network topology and properties of nonlinear devices to guarantee the existence of a digital equivalent network. Consecutive chapters report experiment and circuit simulation results to verify theoretical study.

# Chapter 2 <br> Digital processing from nonlinear analog networks -The whole scheme- 

Although the understanding of nonlinear networks has become more advanced in the past few decades, their applications are only beginning to be explored. An increasing interest in nonlinear networks can be perceived in the signal community by this time. There are considerable works have dedicated to nonlinear networks both in theory and practical applications [2],[3].

Having been classically regarded in the calculation of DC operating points for transistor circuits, or in control and system identification topics, nonlinear structures are now being collected and adapted for signal processing purposes. A good deal of applications on nonlinear structures is being directed to develop synthetic generation mechanisms to evaluate or design processing systems. That is the case of image processing and pattern recognition area where linear filtering methods have proved to be of limited help and nonlinear methods seem to be more adequate and more powerful to solve the problems [4]. Several nonlinear prediction shemes were proposed in [5] and [6].

As a result of increasing applications, nonlinear network has found itself particularly interested in the field of digital signal processing. It's well known that the ultimate performance in speech
processing and digital communication can't be realized with linear time-invariant filters and equalizers. This is just a typical circumstance where nonlinear schemes are so desired. Unfortunately, there is no available general method to implement a digital equivalent from a nonlinear analog network as in the linear case.

The traditional techniques in digital signal processing based strongly on a well-established linear analog network theory. In most of situations, a linear analog network with well -known advantages is replaced by an digital equivalent one without significant impairment. The task of replacement involves mapping the network transfer function from S-domain into Z-domain by one of several available techniques. These traditional techniques can't be applied to nonlinear analog networks where due to their nonlinear nature the Laplace transformation gives no help. Theoretically, one may obtain a transfer function for a given nonlinear network as it was derived in [7] via Fourier-Borel transforms, but it's impractical.

Recently, it was shown by Frey in [1] that by a new approach the problem can be solved and a general method to digitalize nonlinear analog structures is possible. The solution in [1] has a particular importance in that it might be the key idea to the future nonlinear digital signal processing.

### 2.1 MODELING NONLINEAR COMPONENTS AND STANDARD FORM EQUATION FOR NONLINEAR NETWORKS.

Modeling is of fundamental importance in the study of nonlinear network. By a simple generalized modeling technique, a standard form equation was derived in [8] by Frey.

By Frey, any two terminal nonlinear element, either resistive or reactive, can be modeled by using linear components in combination with dependent sources. Two terminal elements are devices which may be characterized simply by a relationship between its two fundamental electrical variables: the voltage v across its terminals and the current $i$ that flows through the element from one terminal to the other. For a resistor,the relationship is algebraic, while derivatives are required for the characterization of an incuctor or a capacitor. The simplest two-terminal resistors are those in which the relationship between their voltage and current is expressed by specifying the value of one of these variables as a single-valued function of the other variable. This is ,by far, the most common situation. A tunnel diode, for example, is a nonlinear resistor that is usually characterized in this manner.

In [8], there are two general models were suggested. In figure 2.1a a current-controlled voltage source and a voltage-controlled current source are used with the linear component $Z$ and in the figure 2.1 b the model has a voltage controlled voltage source and a current-controlled current source.

figure 2.1

Generalized model for two-terminal nonlinearity

The voltage and current sources are designated through the functions f 1 and f 2 as shown, where for a given nonlinear component, one of these functions will be constant. In certain cases f1 and f2 may be differentiated with respect to time. Due to the simple relationship between voltage and current in a linear resistor both models in figure 2.1 are completely equivalent for the case of nonlinear resistance. Voltage-controlled capacitors and current-controlled inductors can be modeled by using the network of figure 2.1a where f 1 and f 2 are differentiated with respect to time, the model in figure 2.1b is suitable for charge- controlled capacitors and flux-controlled inductors.

Let a nonlinear network N be given. Assume that N contains only resitive nonlinearities. We establish the associated linear network L by replacing all nonlinear components with applicable models. The associated network then is composed of linear components, independent sources and dependent sources.

By treating all nonlinear dependent sources as though they were independent sources we may use the results of linear network analysis to obtain equation:

$$
\begin{equation*}
Y \cdot V_{N}=a_{1} \cdot u+a_{2} \cdot F(v) \tag{2.1}
\end{equation*}
$$

Where:
Y : Nodal admittance n x n matrix
$\mathrm{V}_{\mathrm{N}}: \mathrm{n}$-vector node voltage. n is the number of nodes in network excluded datum ( ground node ). For simplicity of notation, all
vectors in this section are column vector .
$\mathrm{a}_{1}$ : Real $\mathrm{n} \times \mathrm{m}$ matrix, where m the is number of independent sources. It has only 1's, -1 's, and 0's as entries.
$u$ : m-vector, stands for independent branch voltage sources and link current sources.
$\mathrm{a}_{2}$ : Real $\mathrm{n} \times \mathrm{k}$ matrix, where k is the number of nonlinearities in network.
$\mathrm{F}(\mathrm{v})$ : Dependent sources modeling nonlinearities, a mapping of $\mathrm{R}^{\mathrm{k}}$ into $\mathrm{R}^{\mathrm{k}}$.
v : k -vector composed of branch voltages and link currents. The branch voltages are those associated with linear components introduced to the network by using nonlinear models of figure 2.1 , and the link currents are those associated with linear components in the links introduced through the models. $n$-vector $\mathrm{V}_{\mathrm{N}}$ and k -vector v can be written as:

$$
\begin{equation*}
\mathrm{v}=\mathrm{M}_{\mathrm{v}} \cdot \mathrm{~V}_{\mathrm{N}} \tag{2.2}
\end{equation*}
$$

From (2.1) :

$$
\begin{equation*}
V_{N}=Y^{-1} \cdot a_{1} \cdot u+Y^{-1} \cdot a_{2} \cdot F(v) \tag{2.3}
\end{equation*}
$$

And from (2.2):

$$
\begin{equation*}
v=M_{v} \cdot Y^{-1} \cdot a_{1} \cdot u+M_{v} \cdot Y^{-1} \cdot a_{2} \cdot F(v) \tag{2.4}
\end{equation*}
$$

Denote

$$
\begin{aligned}
& A=M_{v} \cdot Y^{-1} \cdot a_{1} \\
& B=M_{v} \cdot Y^{-1} \cdot a_{2}
\end{aligned}
$$

Equation (2.4) becomes :

$$
\begin{equation*}
\mathbf{v}=\mathbf{A} \mathbf{u}+\mathbf{B F}(\mathbf{v}) \tag{2.5}
\end{equation*}
$$

In equation (2.5), the matrice $A$ and $B$ are ether constant or linear operator and are determined by the network topology. These matrices are not affected by changes in the values of the independent sources. $\mathrm{F}(\mathrm{v})$ has the simple form given by :

$$
F(v)=\left[f_{1}\left(v_{1}\right), f_{2}\left(v_{2}\right), \ldots f_{k}\left(v_{k}\right)\right]^{T}
$$

The standard form of equation (2.5) was derived for the case of purely resistive nonlinear network, which is similar to that derived by Sanberg and Wilson in [9]:

$$
\begin{equation*}
\mathrm{AF}(\mathrm{x})+\mathrm{Bx}=\mathrm{c} \tag{2.6}
\end{equation*}
$$

also for the purely resistive networks. It turned out that equation (2.5) is also true for general nonlinear networks composed not only resistive nonlinearities but also reactive nonlinearities, as it was derived by Frey in [8]:

$$
\begin{equation*}
\mathbf{x}=\mathbf{A u}+\mathbf{B F}(\mathbf{x}) \tag{2.7}
\end{equation*}
$$

Therefore we can consider equation (2.5) or (2.6) as a particular case of generalized equation (2.7). Equation (2.7) is of fundamental importance in the study of nonlinear network. In fact, by using (2.7) a new approach to the periodic steady state problem in nonlinear circuits were developed in [10] which can help to solve the problem in nonlinear circuit simulation, namely finding steady state response without having to integrate through the transient regime.

With the aid of immediate variable $v$, we can solve for $f(v)$ from equation (2.5). Once $F(v)$ is solved we can calculate all node voltages according to equation (2.3). Output vector y is easily obtained from node voltage vector by:

$$
\begin{equation*}
\mathrm{y}=\mathrm{M}_{\mathrm{y}} \cdot \mathrm{~V}_{\mathrm{N}} \tag{2.8}
\end{equation*}
$$

### 2.2 DIGITAL PROCESSING FROM NONLINEAR NETWORKS.

As it has been shown above, the asociated network of a given nonlinear network is completely described by equations (2.3) through (2.5) and equation (2.8).

The associated network is depicted in figure 2.2.
To implement the associated network in figure 2.2 into digital equivalent we need some special modification for subcircuit N .

Rewrite equation (2.5):
$\mathrm{v}=\mathrm{Au}+\mathrm{BF}(\mathrm{v})$
Where $\mathrm{A}=\mathrm{M}_{\mathrm{v}} \cdot \mathrm{Y}^{-1} . \mathrm{a}_{1}$
$B=M_{\mathrm{V}} \cdot \mathrm{Y}^{-1} . \mathrm{a}_{2}$
In continuous time domain, we have the Volterra equation:

$$
\left.v(t)=\int_{0}^{t} a(t-\tau) u(\tau) d \tau+\int_{0}^{t} b(t-\tau) f v(\tau)\right] d \tau
$$

Where $v(t), a(t), u(t), b(t)$, and $f[v(t)]$ are inverse Laplace of $v(s), A(s)$, $\mathrm{u}(\mathrm{s}), \mathrm{B}(\mathrm{s})$ and $\mathrm{F}[\mathrm{v}(\mathrm{s})$ ] respectively. In discrete time domain, all convolution integrals are replaced by convolution sums:

$$
v(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n} b(n-k) f[v(k)]
$$

Or

$$
\begin{equation*}
\left.v(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n-1} b(n-k) f[v(k)]+b(0) f f v(n)\right] \tag{2.9}
\end{equation*}
$$

In (2.9) the first term $a(n) * u(n)$ can be calculated easily since it


Figure 2.2
The associated network for a given nonlinear network
is the solution of linear problem. The second term represents the past history of the process up to index time ( $n-1$ ). If at index $n$, we know all the past values of $\mathrm{f}[\mathrm{v}(\mathrm{n})]$ then equation (2.9) enable us to compute the present value of $f[v(n)]$ at index $n$.

Denote

$$
w(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n-1} b(n-k) f[v(k)]
$$

$\mathrm{w}(\mathrm{n})$ can be written as :

$$
\begin{equation*}
w(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n} b(n-k) F^{\wedge}[v(k]) \tag{2.10}
\end{equation*}
$$

Where:

$$
F^{\wedge}[v(k)]=\left\{\begin{array}{c}
f[v(k)] \text { if } \mathrm{k}<\mathrm{n} \\
0 \\
\text { if } \mathrm{k}=\mathrm{n}
\end{array}\right.
$$

Equation (2.10) indecates that $\mathrm{w}(\mathrm{n})$ is the result of two discretetime convolutions. These two convolutions are the outputs of two linear time-invariant systems $a(n)$ and $b(n)$. Where $a(n)$ and $b(n)$ are determined entirely by the given network topology.

Then

$$
\begin{equation*}
\mathbf{v}(\mathbf{n})=w(n)+b(0) \cdot F[v(n)] \tag{2.11}
\end{equation*}
$$

To see how equation (2.11) works, let begin at starting point, $n$ $=0$, we have :
$\mathrm{w}(0)=\mathrm{a}(0) \cdot \mathrm{u}(0)$
and
$\mathrm{v}(0)=\mathrm{w}(0)+\mathrm{b}(0) \cdot \mathrm{F}[\mathrm{v}(0)]$
From this equation we can solve for $F[v(0)]$
At $\mathrm{n}=1$ :
$w(1)=a(1) \cdot u(0)+a(0) \cdot u(1)+b(1) \cdot F[v(0)]$
and :
$\mathrm{v}(1)=\mathrm{w}(1)+\mathrm{b}(0) \cdot \mathrm{F}[\mathrm{v}(1)]$
This equation in turn used to solve for $\mathrm{F}[\mathrm{v}(1)]$.
The process repeats in this manner.
In general, the subcircuit $N$ receives internal input $w(n)$ and generates output $\mathrm{F}[\mathrm{v}(\mathrm{n})$ ] according to equation (2.11) Internal input $\mathrm{w}(\mathrm{n})$ is determined by linear networks $\mathrm{a}(\mathrm{n}), \mathrm{b}(\mathrm{n})$ and also by the past values of $\mathrm{F}[\mathrm{v}(\mathrm{n})]$ as indicated in equation (2.10)

The question now is how to get a correct value of $w(n)$ at index $n$. This can be solved by note that from equation (2.10):

$$
\begin{equation*}
\mathrm{w}(\mathrm{n})=\mathrm{a}(\mathrm{n}) * u(\mathrm{n})+\mathrm{b}(\mathrm{n})^{*} \mathrm{~F}^{\wedge}[\mathrm{v}(\mathrm{n})] \tag{2.12}
\end{equation*}
$$

Where * denotes the convolujtion sum in discrete time domain. $\mathrm{F}^{\wedge}[\mathrm{v}(\mathrm{n})]$ is equal to $\mathrm{F}[\mathrm{v}(\mathrm{n})]$ at all index $k \leq n-1$

Equation (2.12) implies that we can solve the problem by forcing output of subcircuit N to zero at index n as shown in figure 2.3

To make the network in figure 2.3 work properly, we need to initialize switch $S$ at position 1 at every index $n$. The switch $S$ has to switch back to its normal position, position 2, before the next index $(n+1)$ begins. At index $(n+1)$ switch $S$ switches to position 1 again and the cycle is repeatted. At index $n$ the past values of $F[v(n)]$,i.e $F^{\wedge}[v(n)]$, enter linear filter $b(n)$, the output of linear filter $b(n)$ is added to the output of linear filter $a(n)$ to form internal signal $w(n)$. The internal signal $w(n)$ is then received by sub-network $N$ to


Figure 2.3 Digitalized Solve-for-F[v(n)] Circuit


Figure 2.4

Digital equivalent network
generate $\mathrm{F}[\mathrm{v}(\mathrm{n})]$. This new value of $\mathrm{f}[\mathrm{v}(\mathrm{n})]$ will update the linear filter $b(n)$ and an up-to-date signal will appear at output of $b(n)$. This updated signal in turn will update consecutive stages of the nonlinear DSP network.

In summary, by using a generalized modeling technique, any given nonlinear analog network N can be replaced by an associated linear network $L$. All of the topological properties of $N$ are preserved in $L$. A digital equivalent network for the associated network $L$ then can be obtained as it was shown in the above procedure. The digital equivalent network for the associated network of figure 2.2 is shown in figure 2.4.

Next section demonstrates how the process works by a simple circuit with one nonlinear component.

### 2.3 CIRCUIT DEMONSTRATION :

Let consider a simple circuit with a diode used as a nonlinear element in figure 2.5a. By modeling diodeD with a linear resistor $r$ and a voltage-controlled current source $f(v)$, we have the associated network in figure 2.5b.


Figure 2.5a
Figure 2.5

A simple nonlinear circuit and its associated circuit
Note voltage equation:

$$
\left|\begin{array}{cc}
1 & 0 \\
-1 / r & 1 / r+1 / R+S C
\end{array}\right| \begin{gathered}
v 1 \\
V 2
\end{gathered}\left|=\left|\begin{array}{c}
u \\
f(v)
\end{array}\right|\right.
$$

We can
write \(\left|\begin{array}{cc}1 \& 0 <br>

-1 / r \& 1 / r+1 / R+S C\end{array}\right|\)|  | $V 1$ |
| :--- | :--- | :--- |
| $V 2$ |  |\(\left|=\left|\begin{array}{l|l|l}1 <br>

0\end{array}\right| U+\left|$$
\begin{array}{l}0 \\
1\end{array}
$$\right| f(V)\right.\)

This is a form of equation (2.1) $\quad Y . V n=a 1 . U+a 2 . f(V)$
And
$\left|\begin{array}{l}V_{1} \\ V 2\end{array}\right|=y^{-1}\left|\begin{array}{l}1 \\ 0\end{array}\right| U+y^{-1}\left|\begin{array}{l}0 \\ 1\end{array}\right| f(V)$
$V=M V \cdot V n=|1-1|\left|\begin{array}{l}V_{1} \\ V_{2}\end{array}\right|$

$$
v=\left[1-\frac{1}{r(1 / r+1 / R+S C)}\right] U-\frac{1}{(1 / r+1 / R+S C)} F(v)
$$

This is of the form $\mathrm{v}=\mathrm{Au}+\mathrm{BF}(\mathrm{v})$
Note that

$$
\frac{1}{r(1 / r+1 / R+S C)}=H(S)
$$

Where $H(S)$ is the transfer function of the circuit if we depress the nonlinear function $\mathrm{f}(\mathrm{v})$

We can write:
$\mathrm{v}(\mathrm{s})=[1-\mathrm{H}(\mathrm{S})] \mathrm{U}(\mathrm{S})-\mathrm{rH}(\mathrm{S}) \mathrm{F}[\mathrm{v}(\mathrm{S})]$
Denote $1-\mathrm{H}(\mathrm{S})=\mathrm{G}(\mathrm{s})$
$\mathrm{v}(\mathrm{S})=\mathrm{G}(\mathrm{S}) \mathrm{U}(\mathrm{S})-\mathrm{rH}(\mathrm{S}) \mathrm{F}[\mathrm{v}(\mathrm{S})]$
And $\mathrm{v}(\mathrm{n})=\mathrm{g}(\mathrm{n}) * \mathrm{u}(\mathrm{n})-\mathrm{rh}(\mathrm{n}) * \mathrm{f}[\mathrm{v}(\mathrm{n})]$

$$
v(n)=\sum_{k=0}^{n} g(n-k) u(k)-r \sum_{k=0}^{n-1} h(n-k) f[v(k)]-r h(0) f[v(n)]
$$

Denote

$$
\sum_{k=0}^{n} g(n-k) u(k)-r \sum_{k=0}^{n-1} h(n-k) f[v(k)]=w(n)
$$

We have :

$$
\begin{equation*}
\mathbf{v}(\mathbf{n})=\mathbf{w}(\mathbf{n})-\operatorname{r.h}(\mathbf{0}) . f[\mathbf{v}(\mathbf{n})] \tag{2.13}
\end{equation*}
$$

This is the form of equation (2.11) that we have derived above.
From (2.12) output $\mathrm{v}_{\mathrm{o}}$ :

$$
V_{o}=V_{2}=\frac{1}{r(1 / r+1 / R+S C)} U+\frac{1}{(1 / r+1 / R+S C)} F(v)
$$

Or

$$
\mathrm{V}_{\mathrm{o}}=\mathrm{H}(\mathrm{~S}) \mathrm{U}(\mathrm{~S})+\mathrm{rH}(\mathrm{~S}) \mathrm{F}[\mathrm{v}(\mathrm{~S})]
$$

And


Figure 2.6a
Digital implementation of circuit in fig. 2.5a

$$
\begin{equation*}
\mathbf{v}_{\mathbf{o}}(\mathbf{n})=\mathbf{h}(\mathbf{n}) * \mathbf{u}(\mathbf{n})+\mathbf{r h}(\mathbf{n}) * \mathbf{f}[\mathbf{v}(\mathbf{n})] \tag{2.14}
\end{equation*}
$$

From (2.13) and (2.14) , the digital implementation of the original nonlinear analog circuit is depicted in figure 2.6a.

At index n switch S is at position 1 ,we have $\mathrm{w}(\mathrm{n})=$ $\mathbf{u}(\mathbf{n}) * \mathrm{~g}(\mathrm{n})-\mathrm{rh}(\mathrm{n}) * \mathrm{~F}^{\wedge}[\mathrm{v}(\mathrm{n})]$. The solve-for $-\mathrm{F}[\mathrm{v}(\mathrm{n})]$ circuitd receives this signal $w(n)$ and generate $F[v(n)], F[v(n)]$ is fed to the input of $r h(n)$ circuit through the contact at position 2 of switch $S$. This new $\mathrm{F}[\mathrm{v}(\mathrm{nm})]$ updates the memory of digital filter $\mathrm{rh}(\mathrm{n})$ which in turn updates the output signal $\mathrm{V}_{\mathrm{o}}(\mathrm{n})$.

We have

$$
H(S)=\frac{1}{r(1 / R+1 / r+S C)}
$$

Denote

$$
\begin{aligned}
& \frac{1}{R}+\frac{1}{r}=\frac{1}{R^{\prime}} \\
& H(S)=\frac{1}{r\left(1 / R^{\prime}+S C\right)}
\end{aligned}
$$

Using bilinear maping

$$
S=\frac{2}{T} \frac{1-Z^{-1}}{1+Z^{-1}}
$$

to map $\mathrm{H}(\mathrm{S})$ into $\mathrm{H}(\mathrm{Z})$, we obtain:

$$
H(Z)=\frac{1}{r\left(1 / R^{\prime}+2 C\left(1-\mathrm{Z}^{-1}\right) / T\left(1+\mathrm{Z}^{-1}\right)\right)}
$$

We can write $H(Z)$ under the form:

$$
H(Z)=\frac{a\left(1+Z^{-1}\right)}{1-b Z^{-1}}
$$

Where:


Figure 2.6b
Digital equivalent network of circuit in fig. 2.5a

$$
\begin{aligned}
& a=\frac{R}{R+r+(2 C R r) / T} \\
& ; b=\frac{2 C R^{\prime}-T}{2 C R^{\prime}+T}
\end{aligned}
$$

T is the sampling period.

$$
\begin{aligned}
& \mathrm{G}(\mathrm{~S})=1-\mathrm{H}(\mathrm{~S}) ; \mathrm{G}(\mathrm{Z})=1-\mathrm{H}(\mathrm{Z}) \\
& G(Z)=\frac{(1-a)+c Z^{-1}}{1-b Z^{-1}}
\end{aligned}
$$

Where $c=-(a+b)$.The digital equivalent circuit of this simple example is shown in figure 2.6 b .

In this chapter a new method to realize digital equivalents from nonlinear analog networks as well as a particular process on a simple circuit have been presented. The digital equivalent network contains a sub-network N which solves for $\mathrm{F}[\mathrm{v}(\mathrm{n})]$ according to equation (2.11).

In practical network, the matrix $b(0)$ in equation (2.11) is usually a negative matrix as we saw in equation (2.13) of the example circuit. Thus , in general, equation (2.11) can be written as :

$$
\begin{equation*}
\mathbf{v}(\mathbf{n})=\mathbf{w}(\mathbf{n}) \cdot \mathbf{B F}[\mathbf{v}(\mathbf{n})] \tag{2.15}
\end{equation*}
$$

Providing that B is a non-negative matrix.
In the following chapter, the subcircuit to solve for $F(v)$ associadted with equation (2.15) are explored. Several circuit topologies and designs will be proposed for different nonlinear characteristics.

## Chapter 3

Circuit topologies to realize equation $x=w-B F(x)$ incorporated with DSP network

Chapter 2 has shown that for a given nonlinear network comprises of linear devices and two - terminal nonlinear devices together with independent sources, we can replace all nonlinearities by suitable models and obtain a standard equation has the form :

$$
\begin{equation*}
\mathrm{x}=\mathrm{Au}+\mathrm{BF}(\mathrm{x}) \tag{3.1}
\end{equation*}
$$

Where A and B are linear operators depend only on network topology, vector $u$ stands for network inputs, vector x represents branch voltages and link currents associated with nonlinear models, and $\mathrm{F}(\mathrm{X})$ consists of dependent sources generated from the models.

The task of finding a digital equivalent from the given nonlinear network involves in finding the solution of equation:

$$
\begin{equation*}
\mathbf{x}(\mathbf{n})=\mathbf{w}(\mathbf{n})-\mathbf{B F}[\mathbf{x}(\mathbf{n})] \tag{3.2}
\end{equation*}
$$

Where $\mathrm{w}(\mathrm{n})$ is an internal signal vector determined by network topology as well as the past values of $\mathrm{F}[\mathrm{x}(\mathrm{n})]$ up to index $(\mathrm{n}-1)$

$$
\begin{equation*}
w(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n-1} b(n-k) F[x(k)] \tag{3.3}
\end{equation*}
$$



Figure 3.1

Simplified equivalent DSP network

### 3.1 A HARDWARE APPROACH

Figure (3.1) shows how equation (3.2) works in the associated DSP network.

The subcircuit N receives input $\mathrm{w}(\mathrm{n})$ and generates output $\mathrm{F}[\mathrm{x}(\mathrm{n})]$ according to equation (3.2) . Finding such a solution can be achieved by a software approach which utilizes some numerical method, such as Newton - Raphson, or Lin - Bairston method and their variations... The software solution, however, is not always convergent and more importantly, it's usually not fast enough to be implemented in real time.

The solution therefore is prefered to a hardware approach with the cost of some extra circuitries added to the DSP network as shown in figure 3.2

We have now:

$$
\begin{equation*}
\mathbf{x}(t)=\mathbf{w}(t) \cdot \mathbf{B F}[\mathbf{x}(t)] \tag{3.4}
\end{equation*}
$$

In figure 3.2 DAC and ADC are digital-to-analog and analog-todigital converters. $\mathbf{w}(\mathbf{n})$ is converted to analog form by the DAC. The solve-for-f[x] circuit now operates in continuous time domain. The analog output $\mathrm{f}[\mathrm{x}(\mathrm{t})]$ of the solve-for $-\mathrm{F}[\mathrm{x}]$ circuit is then converted back to digital form by the ADC. We will see later that the DAC is a part of Solve-For- $\mathrm{F}[\mathrm{x}(\mathrm{t})]$ circuit if they are well designed; and therefore the fact that a DAC is added to the network is not a serious problem, and the practical network of figure 3.2 can be more simplified.


Figure 3.2

A hardware approach to solve for $F[x(n)]$

### 3.2 FIRST ORDER EQUATION

### 3.2.1 Circuit topology

We consider first the case when the given network contains only one non-linearity.

In this circumstance, equation (3.4) contains only constants, variable and nonlinear function in $R^{1}$.

If we agree that $\mathrm{F}[\mathrm{x}]$ is a voltage-controlled current source with nonlinear characteristics and that $\mathrm{F}[\mathrm{x}]$ can be either a one-port or two-port network, then the circuit topologies in figure 3.4 will be a good candidate for realization of equation (3.4)

In figure (3.4) $\mathrm{D}\{\mathrm{w}(\mathbf{n})\}$ : Binary code of $\mathrm{w}(\mathbf{n})$
And

$$
I_{A}=f_{A}\left(V_{r e f}, D\{w(n)\}\right)
$$

With $f_{A}$ is a function defined by DAC. From the circuit of figure 3.4 , either $a$ or $b$, we can derive easily:

$$
\begin{align*}
& \mathrm{x}= \mathrm{BI}_{\mathrm{A}}-\mathrm{BF}[\mathrm{x}] \\
& \quad \mathrm{x}=\mathrm{Bf}_{\mathrm{A}}\left(\mathrm{~V}_{\mathrm{ref}}, \mathrm{D}\{\mathrm{w}(\mathrm{n})\}\right)-\mathrm{BF}[\mathrm{x}] \tag{3.5}
\end{align*}
$$

In which we can design the $\mathrm{D} / \mathrm{A}$ converter such that:

$$
\begin{equation*}
\mathrm{Bf}_{\mathrm{A}}\left(\mathrm{~V}_{\mathrm{ref}}, \mathrm{D}\{\mathrm{w}(\mathrm{n})\}\right)=\mathrm{w}(\mathrm{t}) \tag{3.6}
\end{equation*}
$$

Equation (3.6) indicates that we can adjust $w(t)$ depending on particular given nonlinear network.

The settling time of a DAC can be on the order of a fraction of a micro-second. Op-amp gain -bandwith product will have a large impact on the settling time of the entire circuit. With a high speed Op-amp the over all settling time can be achieved in a range of few


Figure 3.3

A model for equation (3.4)


Figure 3.4 Circuit realization of equation
hundreds of nano seconds.

### 3.2.2 Programming gain $B$

In equation (3.4), depends on particular nonlinear element, we may desire to change the gain $B$. A convenient way is to replace the fixed impedence $B$ in figure 3.4 by a multiplying DAC with an $R-2 R$ ladder in figure 3.5:

Due to the virtual ground at inverting node of Op-amp, the voltages at node A, B, C, D are constant regardless of switch positions.

$$
\mathrm{V}_{\mathrm{D}}=2^{-1} \mathrm{~V}_{\mathrm{C}}=2^{-2} \mathrm{~V}_{\mathrm{B}}=2^{-3} \mathrm{~V}_{\mathrm{A}}=2^{-3} \mathrm{~V}
$$

And:

$$
\begin{aligned}
& \mathrm{I}_{4}=2^{-1} \mathrm{I}_{3}=2^{-2} \mathrm{I}_{2}=2^{-3} \mathrm{I}_{1}=2^{-3} \mathrm{~V} / 2 \mathrm{R} \\
& \mathrm{I}_{\mathrm{O}}=\mathrm{b}_{1} \mathrm{I}_{1}+\mathrm{b}_{2} \mathrm{I}_{2}+\mathrm{b}_{3} \mathrm{I}_{3}+\mathrm{b}_{4} \mathrm{I}_{4}
\end{aligned}
$$

Where $b_{i}$ 's are digital bits applied to switches.

$$
\mathrm{I}_{\mathrm{O}}=\mathrm{V} / R\left(\mathrm{~b}_{1} 2^{-1}+\mathrm{b}_{2} 2^{-2}+\mathrm{b}_{3} 2^{-3}+\mathrm{b}_{4} 2^{-4}\right)
$$

Denote:

$$
D=\sum_{i=1}^{4} b_{i} i^{-i}
$$

We have:

$$
\mathrm{I}_{\mathrm{o}}=\mathrm{DV} / \mathrm{R}
$$

In general, for a multiplying DAC configuration of figure 3.5 the current $I_{o}$ is a function of input voltage $V$, ladder resistor $R$ and digital code D.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o}}=\mathrm{f}(\mathrm{~V}, \mathrm{R}, \mathrm{D})=\mathrm{DV} / \mathrm{R} \tag{3.7}
\end{equation*}
$$

Now let consider the circuit of figure 3.6. In figure 3.6 both DAC 1


Figure 3.5

Current-mode R-2R ladder 4 bit Multiplier


Figure 3.6
Programming gain $B$ for one-port $f(x)$
and ADC 2 are multiplying DAC type of figure 3.5, with the resistor ladders $R_{1}-2 R_{1}$ and $R_{2}-2 R_{2}$ respectively. $D 1$ is the binary code of input $\mathrm{w}(\mathrm{n})$, D2 is the programming binary code, used to program the gain B

We can analyze circuit of figure 3.6 easily by superposition principle:
1.Circuit without current source $F(x)$

From DAC $1 I_{\text {A }}=-f_{1}\left(V_{\text {ref }}, R_{1}, D 1\right)=-D 1 V_{\text {ref }} / R_{1}$
From DAC $2 I_{A}=f_{2}\left(x_{1}, R_{2}, D 2\right)=D 2 x_{1} / R_{2}$

$$
\begin{equation*}
x_{1}=-V_{r e f}^{R_{2} D 2} \tag{3.8}
\end{equation*}
$$

2.Circuit without current source f1

We have:

$$
\begin{align*}
& \mathrm{F}[\mathrm{x}]=-\mathrm{f}_{2}\left(\mathrm{x}_{2}, \mathrm{R}_{2}, \mathrm{D} 2\right)=-\mathrm{D} 2 \mathrm{x}_{2} / \mathrm{R}_{2} \\
& \mathrm{x}_{2}=-\mathrm{F}[\mathrm{x}] \mathrm{R}_{2} / \mathrm{D} 2 \tag{3.9}
\end{align*}
$$

From (3.8) and (3.9)

$$
\begin{align*}
\mathrm{x}= & \mathrm{x}_{1}+\mathrm{x}_{2} \\
& =\frac{\mathbf{R}_{\mathbf{2}} \mathrm{D} 1}{\mathrm{x}}=-\mathrm{V}_{\mathbf{r e f}}^{\mathbf{R}_{1} \mathrm{D} 2}-\mathrm{F}[\mathbf{x}] \frac{\mathbf{R}_{\mathbf{2}}}{\mathbf{D 2}} \tag{3.10}
\end{align*}
$$

Equation (3.10) explicitly shows a way to program the gain B by programming the binary code D2.

Note that DAC 1 and DAC 2 can use the available op-amp OA in figure 3.6 as a part of their circuits. Therefore actually DAC 1 and DAC2 contain only resistor ladder and transistor switches, this fact makes the circuit in figure 3.6 becomes more simpler than it appears.

One drawback of circuit in figure 3.6 is the gain $B$ is reversely proportional to $D 2$. When nonlinear funcion $F[x]$ is generated by a two-port network, We can modify the circuit in figure 3.6 to avoid this problem . A modification is shown in figure 3.7 for two-port nonlinear $\mathrm{F}[\mathrm{x}]$

In the circuit of figure $3.5, \mathrm{~V}=\mathrm{RI}$, replace this in equation (3.7) we get

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o}}=\mathrm{ID} \tag{3.11}
\end{equation*}
$$

Equation (3.11) indicates that the multiplying DAC type of figure 3.5 can be used as a programmable current amplifier (PCA). In figure 3.7 DAC 2 controls output current $F[x]$ by means of programming binary code D2.

We have from figure 3.7:

$$
\begin{equation*}
\mathrm{x}=-\mathrm{V}_{\mathrm{ref}} \mathrm{D} 1 \mathrm{R}_{\mathrm{B}} / \mathbf{R}_{1} \cdot \mathbf{R}_{\mathrm{B}} \mathrm{D} 2 \mathrm{~F}[\mathrm{x}] \tag{3.12}
\end{equation*}
$$

In this case the gain $B$ is directly proportional to binary code D 2

### 3.3 SECOND AND HIGHER ORDER EQUATIONS

### 3.3.1 Second order equation

When The given network has two nonlinearities characterized by $\mathrm{F}_{1}\left[\mathrm{x}_{1}\right]$ and $\mathrm{F}_{2}\left[\mathrm{x}_{2}\right]$, the standard form equation (3.4) gives a second order equation:

$$
\begin{aligned}
& \mathrm{x}_{1}=\mathrm{w}_{1}-\mathrm{B}_{11} \mathrm{~F}_{1}\left(\mathrm{x}_{1}\right)-\mathrm{B}_{12} \mathrm{~F}_{2}\left(\mathrm{x}_{2}\right) \\
& \mathrm{x}_{2}=\mathrm{w}_{2}-\mathrm{B}_{21} \mathrm{~F}_{1}\left(\mathrm{x}_{1}\right)-\mathrm{B}_{22} \mathrm{~F}_{2}\left(\mathrm{x}_{2}\right)
\end{aligned}
$$

A model for this second order equation is shown in figure 3.8
When all nonlinearities are simulated by two-port networks,


Figure 3.7
Programming gain $B$ for two-port $F(x)$

it's straight forward to get a circuit configuration to realize this second order equation. Such a circuit configuration is shown in figure 3.9

When function $\mathrm{F} 1(\mathrm{x} 1)$ and F ( x 2 ) are generated by one-port network, we need some modification from the circuit of figure 3.9. Let consider the circuit of figure 3.10

In figure 3.10, the output current $\mathrm{I}_{\mathrm{A}}$ of digital-to-analog converter:
$\mathrm{I}_{\mathrm{A}}=\mathrm{f}\left(\mathrm{V}_{\mathrm{ref}}, \mathrm{D}\right)$
At output of op-amp
$\mathrm{V}_{\mathrm{o} 1}=\mathrm{B}_{1} \mathrm{f}\left(\mathrm{V}_{\mathrm{ref}}, \mathrm{D}\right)-\mathrm{B}_{1} \mathrm{~F}_{1}\left[\mathrm{x}_{1}\right]$
We also have

$$
\mathrm{V}_{\mathrm{ol}}=\mathrm{x}_{1}+\mathrm{B}_{2} \mathrm{~F}_{1}\left[\mathrm{x}_{1}\right]
$$

Therefore:

$$
\begin{aligned}
& \mathrm{x}_{1}+\mathrm{B}_{2} \mathrm{~F}_{1}\left[\mathrm{x}_{1}\right]=\mathrm{B}_{1} \mathrm{f}\left(\mathrm{v}_{\mathrm{ref}}, \mathrm{D}\right)-\mathrm{B}_{1} \mathrm{~F}_{1}\left[\mathrm{x}_{1}\right] \\
& \mathrm{x}_{1}=\mathrm{B}_{1} \mathrm{f}\left(\mathrm{~V}_{\mathrm{ref}}, \mathrm{D}\right)-\left(\mathrm{B}_{1}+\mathrm{B}_{2}\right) \mathrm{F}_{1}\left[\mathrm{x}_{1}\right]
\end{aligned}
$$

If now we make $B_{1}+B_{2}=B_{11}$ then

$$
\begin{align*}
& \mathbf{x}_{1}=B_{1} \mathbf{f}\left(\mathbf{V}_{\text {ref }} \mathbf{D}\right)-B_{11} F_{1}\left[x_{1}\right]  \tag{3.13}\\
& \mathbf{V}_{\mathbf{o} 2}=B_{2} F_{1}\left[x_{1}\right] \tag{3.1.1}
\end{align*}
$$

Equation (3.13) give the desired coefficient B11. Voltage $V_{o 2}$ is fed to another circuit with similar configuration to provide the coefficient B21. The entire modified configuration for one-port nonlinear functions $\mathrm{F}[x]$ 's is shown in figure 3.11.

In figure 3.11 , it 's straight forward to show that:


Figure 3.9
Circuit for 2nd order equation with two-port $F(x)$

figure 3.10

Circuit configuration for one-port $F(x)$

$$
\begin{align*}
& \mathbf{B}_{1 \mathrm{~F}}=\mathbf{B}_{1}+\mathbf{B}_{21}^{\prime}  \tag{3.15}\\
& \mathbf{B}_{12}=\mathbf{B}_{12}^{\prime} \mathbf{B}_{1} \mathbf{B}_{1}^{\prime}  \tag{3.16}\\
& \mathbf{B}_{21}=\mathbf{B}_{21}^{\prime} \frac{\mathbf{B}_{2}}{\mathbf{B}_{2}^{\prime}}  \tag{3.17}\\
& \mathbf{B}_{22}=\mathbf{B}_{2}+\mathbf{B}_{12}^{\prime} \tag{3.18}
\end{align*}
$$

And

$$
\begin{aligned}
& x_{1}=w_{1}-B_{11} F_{1}\left(x_{1}\right)-B_{12} F_{2}\left(x_{2}\right) \\
& x_{2}=w_{2}-B_{21} F_{1}\left(x_{1}\right)-B_{22} F_{2}\left(x_{2}\right)
\end{aligned}
$$

Note that the voltages $x_{1}$ and $x_{2}$ are not at Op-amp outputs, but this causes no problem because in the associated DSP network what we need are $\mathrm{F}_{1}\left[\mathrm{x}_{1}\right]$ and $\mathrm{F}_{2}\left[\mathrm{x}_{2}\right]$ rather than $\mathrm{x}_{1}$ and $\mathrm{x}_{2}$.

To program the coefficients $\mathrm{B}_{\mathrm{ij}}$ 's, we can use the circuits of multiplying DAC type to replace fixed resistors $B_{i j}$ as in the case of first order equation.

### 3.3.2 Higher order equations

Thanks to the simplicity in circuit topology, the network of either figure 3.9 or figure 3.11 can be generalized for higher order equations. Figure 3.12 shows a network for 3rd order equation.

$$
\begin{aligned}
& \mathrm{x}_{1}=\mathrm{w} 1-\mathrm{B}_{11} \mathrm{~F}_{1}\left(\mathrm{x}_{1}\right)-\mathrm{B}_{12} \mathrm{~F}_{2}\left(\mathrm{x}_{2}\right)-\mathrm{B}_{13} \mathrm{~F}_{3}\left(\mathrm{x}_{3}\right) \\
& \mathrm{x}_{2}=\mathrm{w} 2-\mathrm{B}_{21} \mathrm{~F}_{1}\left(\mathrm{x}_{1}\right)-\mathrm{B}_{22} \mathrm{~F}_{2}\left(\mathrm{x}_{2}\right)-\mathrm{B}_{23} \mathrm{~F}_{3}\left(\mathrm{x}_{3}\right) \\
& \mathrm{x}_{3}=\mathrm{w} 3-\mathrm{B}_{31} \mathrm{~F}_{1}\left(\mathrm{x}_{1}\right)-\mathrm{B}_{32} \mathrm{~F}_{2}\left(\mathrm{x}_{2}\right)-\mathrm{B}_{33} \mathrm{~F}_{3}\left(\mathrm{x}_{3}\right)
\end{aligned}
$$

In figure 3.12, $\mathrm{B}_{\mathrm{ij}}$ 's are designed according to following conditions:


Circuit for 2nd order equation with one-port $F(x)$


$$
\begin{aligned}
& \frac{B_{11}}{B_{12}^{\prime}} B_{2}=B_{12} \\
& \frac{B_{11}}{B_{13}^{\prime}} B_{3}=B_{13} \\
& \frac{B_{22}}{B_{21}^{\prime}} B_{1}=B_{21} \\
& \frac{B_{22}}{B_{23}^{\prime}} B_{3}=B_{23} \\
& \frac{B_{33}}{B_{31}^{\prime}} B_{1}=B_{31} \\
& \frac{B_{33}}{B_{32}^{\prime}} B_{2}=B_{32}
\end{aligned}
$$

In general, to create an $n^{\text {th }}$ order subcircuit $N$ to solve for $F(x)=$ $[f 1(x 1), f 2(x 2), ., f n(x n)]^{T}$ we need $2 n$ op-amp's and $n$ multiplying -type DAC which consists of only resistor ladders and transistor switches. Due to the low resistor ratio in $R-2 R$ ladders, an $n^{\text {th }}$ order subcircuit N can be well fabricated by monolithic integrated circuit technology.

# Chapter 4 Programmable Polynomial Module incorporated with nonlinear DSP network 

In this chapter we design a polynomial module which will be used in associate with nonlinear DSP network. The polynomial module generates function :
$f(x)=\sum_{i=0}^{n} a_{i} x^{i}$
Where coefficients $a_{i}$ 's can be programmed by the user to make the module becomes versatile. Such a module can simulate arbitrary nonlinear characteristics because in some interest range of variable $x$ any differentiable function can be represented by a polynomial form.

We restricted ourselves to design a module with voltagecontrolled current source output rather than other forms. A current source output turned out to be the most convenient way when it was used with associated nonlinear DSP network as we already shown in chapter 3. With high speed and performance required for associated nonlinear DSP network in mind we prefered to bipolar technology. Bipolars provide fast current switching and true output current source or sink capability. When used in nonsaturating currentsteering mode, bipolar transistors switch very rapidly, typically within nano-seconds. Moreover, with true current source or sink capability, the module output can be converted to a voltage merely by a resistor termination, thus avoiding the additional delays of an I-V
converter.

### 4.1 THE PRINCIPLE

* The heart of our module is the transconductance multiplier of figure 4.1, consisting of differential pair $Q_{3}$ and $Q_{4}$ to provide variable transconductance.Since its conception was introduced [11] the linearized transconductance multiplier rapidly gained acceptance as the prefered approach to the realization of monolithic analog multipliers, and its simplicity has commended it for use in low-cost modular design. Accuracy of these units and drift and noise performance have been developped, future improvements in precision bipolar technology will almost certainly result in accuracies of 0.1 percent becoming commonplace.

In figure 4.1, diode D1 and D2 are used do provide the proper base driver for the differential pair $Q_{3}$ and $Q_{4}$.

By Kirchoff's voltage law, $V_{D 1}+V_{B E Q 4}=V_{D 2}+V_{B E Q 3}$
$\mathrm{V}_{\mathrm{D} 1}-\mathrm{V}_{\mathrm{D} 2}=\mathrm{V}_{\mathrm{BEQ} 3}-\mathrm{V}_{\mathrm{BEQ} 4}$
Assume negligible base currents :
$\mathrm{I}_{1}=\mathrm{I}_{\mathrm{S} 1}\left[\mathrm{e}^{\mathrm{V} 1} / \mathrm{V}_{\mathrm{T}}-1\right] \approx \mathrm{I}_{\mathrm{S} 1} \mathrm{e}^{\mathrm{V} 1} / \mathrm{V}_{\mathrm{T}}$
And
$\mathrm{V}_{\mathrm{D} 1}=\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{1} / \mathrm{I}_{\mathrm{S} 1}\right]$
From (4.1)
$\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{1} / \mathrm{I}_{\mathrm{S} 1}\right]-\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{2} / \mathrm{I}_{\mathrm{S} 2}\right]=\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{3} / \mathrm{I}_{\mathrm{S} 3}\right]-\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{4} / \mathrm{I}_{\mathrm{S} 4}\right]$
If the transistors are well matched, then
$\ln \left[\mathrm{I}_{1} / \mathrm{I}_{2}\right]=\ln \left[\mathrm{I}_{3} / \mathrm{I}_{4}\right]$
And:


Figure 4.1
Transconductance multiplier


Figure 4.2
Differential V-I converter

$$
\begin{align*}
& \frac{I_{1} I_{3}}{I_{2} I_{4}} \\
& I_{3}-I_{4}=\frac{\left[I_{1}-I_{2}\right]\left[I_{3}+I_{4}\right]}{\left[I_{1}+I_{2}\right]} \tag{4.2}
\end{align*}
$$

Equation (4.2) indidcates the circuit's ability to multiply different current $\left(\mathrm{I}_{1}-\mathrm{I}_{2}\right)$ by total emitter current $\left(\mathrm{I}_{3}+\mathrm{I}_{4}\right)$.

The differential current $I_{1}-I_{2}$ can be obtained from the emitter-degenerated amplifier in figure 4.2

In figure 4.2

$$
\begin{align*}
& \mathrm{I}_{1}=\mathrm{I}+\mathrm{i} \\
& \mathrm{I}_{2}=\mathrm{I}-\mathrm{i} \\
& \mathrm{i}=1 / 2\left(\mathrm{I}_{1}-\mathrm{I}_{2}\right) \tag{4.3}
\end{align*}
$$

By Kirchoff's voltage law :
$\mathrm{x}=\mathrm{V}_{\mathrm{BEQ} 1}+\mathrm{Ri}-\mathrm{V}_{\mathrm{BEQ} 2}$
From (4.3) and (4.4) :
$\mathrm{x}=\mathrm{R} / 2\left(\mathrm{I}_{1}-\mathrm{I}_{2}\right)+\mathrm{V}_{\mathrm{T}} \ln \left[\mathrm{I}_{1} / \mathrm{I}_{2}\right]$
In a well- designed circuit the 2 nd term of the right hand side in equation (4.5) is neglible compared to other terms, therefore to a first approximation

$$
\begin{equation*}
I_{1}-I_{2}=\frac{2}{R} x \tag{4.6}
\end{equation*}
$$

Equation (4.6) already gives 1st order power of $x$; all we need is converting differential output into single ended output. This is a straight forward task. For higher order power of $x$, equation (4.2) and (4.6) associate with circuits of figure (4.1) and (4.2) respectively can be arranged in some way as we will see in the following section.


Figure 4.3

Square law configuration

### 4.2 SQUARE LAW CIRCUIT CONFIGURATION

Let now add another differential pair $Q_{5} Q_{6}$ to the circuit of figure 4.1.

From figure 4.3 , besides equation (4.2) we have:

$$
\begin{equation*}
I_{6}-I_{5}=\frac{\left(I_{1}-I_{2}\right)\left(I_{6}+I_{5}\right)}{\left(I_{1}+I_{2}\right)} \tag{4.7}
\end{equation*}
$$

From (4.2) and (4.7)

$$
\begin{equation*}
\left(I_{3}-I_{4}\right)-\left(I_{6}-I_{5}\right)=\frac{\left(I_{1}-I_{2}\right)}{I_{1}+I_{2}}\left(I_{7}-I_{8}\right) \tag{4.8}
\end{equation*}
$$

The difference $\mathrm{I}_{7}-\mathrm{I}_{8}$ can be obtained from input x in the same way of figure 4.2, thus equation (4.8) already indicates a square law chareristics.

A complete square law circuit is shown in figure 4.4
In figure 4.4,

$$
\begin{gather*}
I_{\text {out }}=\frac{\left(I_{1}-I_{2}\right)\left(I_{7}-I_{8}\right)}{\left(I_{1}+I_{2}\right)} \\
\mathbf{I}_{\text {out }}=\mathbf{2} \frac{\mathbf{x}^{2}}{\mathbf{R}_{1} \mathbf{R}_{2} \mathbf{I}_{\boldsymbol{x}}} \tag{4.9}
\end{gather*}
$$

In figure 4.4, $\mathrm{M}_{1}, \mathrm{M}_{2}$, and $\mathrm{M}_{3}$ are current mirrors, either Widlar type or for more accurate, Wilson type.

Note that we have something in common between $Q_{7} Q_{8}$ and $Q_{9} Q_{10}$ circuits, this permits us to simplify the circuit of figure 4.4 further as shown in figure 4.5.

The circuit basically remain the same, except for now the differential pairs $Q_{7} Q_{8}$ and $Q_{9} Q_{10}$ are driven by the same current


Figure 4.4

Square law circuit


VEE

Figure 4.5

Simplified square law circuit
source I. In practice, transistors $Q_{7}$ and $Q_{9}$ can be merged to form a single transistor with double collectors. The same is applied for transistors $Q_{8}$ and $Q_{10}$

Again, ignore the base currents, we have

$$
\begin{aligned}
& \mathrm{I}_{1}+\mathrm{I}_{7}=\mathrm{I}+\mathrm{i} \\
& \mathrm{I}_{2}+\mathrm{I}_{8}=\mathrm{I}-\mathrm{i} \\
& \left(\mathrm{I}_{1}+\mathrm{I}_{7}\right)-\left(\mathrm{I}_{2}+\mathrm{I}_{8}\right)=2 \mathrm{i}
\end{aligned}
$$

Note also $\mathrm{I}_{1}=\mathrm{I}_{7}$ and $\mathrm{I}_{2}=\mathrm{I}_{8}$
Therefore

$$
\begin{aligned}
& \mathrm{I}_{1}-\mathrm{I}_{2}=\mathrm{I}_{7}-\mathrm{I}_{8}=\mathrm{i}=\mathrm{x} / \mathrm{R}_{\mathrm{G}} \\
& \text { And } \mathrm{I}_{1}+\mathrm{I}_{2}=\mathrm{I}_{7}+\mathrm{I}_{8}=\mathrm{I}
\end{aligned}
$$

The output current $\mathrm{I}_{0}$ of circuit in figure 4.5 now becomes

$$
\begin{gather*}
I_{o}=\frac{\left(I_{1}-I_{2}\right)\left(I_{7}-I_{8}\right)}{\left(I_{1}+I_{2}\right)} \\
\mathbf{I}_{o}=\frac{\mathbf{x}^{2}}{\mathbf{R}_{G}{ }^{\mathbf{2}} \mathbf{I}} \tag{4.10}
\end{gather*}
$$

In general if we have n differential pairs connected as in figure 4.7, then it's easy to prove that :

$$
\begin{array}{r}
I_{1}-I_{2}=I_{3}-I_{4}=\ldots=I_{2 n-1}-I_{2 n} \\
\mathbf{I}_{2 n-1}-\mathbf{I}_{2 n}=\frac{\mathbf{2 i}=\frac{\mathbf{2 x}}{\mathbf{n}} \mathbf{n \mathbf { R } _ { G }}}{} \tag{4.11}
\end{array}
$$

And

$$
\begin{gather*}
\mathrm{I}_{1}+\mathrm{I}_{2}=\mathrm{I}_{3}+\mathrm{I}_{4}=\ldots=\mathrm{I}_{2 \mathrm{n}-1}+\mathrm{I}_{2 \mathrm{n}} \\
\mathbf{I}_{2 n-1}+\mathrm{I}_{2 n}=\frac{\mathbf{2 I}}{\mathbf{n}} \tag{4.12}
\end{gather*}
$$



Figure 4.6
Double differential V-I converter


Figure 4.7 Multiple differential V-I converter

Equation (4.11) and (4.12) will be used later when we want to generate an $\mathbf{n}^{\text {th }}$ order polynomial .

### 4.3 POLYNOMIAL MODULE

An expansion of circuit in figure 4.5 will generate a cubic law function as well as any other higher order power function.

Let consider the circuit of figure 4.8
Apply the above results:

$$
\begin{aligned}
& I_{7}-I_{8}=\frac{\left[I_{1}-I_{2}\right]\left[I_{3}-I_{4}\right]}{\left[I_{1}+I_{2}\right]} \\
& I_{9}-I_{10}=\frac{\left(I_{7}-I_{8}\right)\left(I_{5}-I_{6}\right)}{\left(I_{7}+I_{8}\right)} \\
& I_{9}-I_{10}=\frac{\left(I_{1}-I_{2}\right)\left(I_{3}-I_{4}\right)\left(I_{5}-I_{6}\right)}{\left(I_{1}+I_{2}\right)\left(I_{7}+I_{8}\right)} \\
& I_{9}-I_{10}=\frac{\left(I_{1}-I_{2}\right)\left(I_{3}-I_{4}\right)\left(I_{5}-I_{6}\right)}{\left(I_{1}+I_{2}\right)\left(I_{3}+I_{4}\right)}
\end{aligned}
$$

From equation (4.11) and (4.12) :

$$
\begin{align*}
& I_{9}-I_{10}=\frac{\left[I_{1}-I_{2}\right]^{3}}{\left[I_{1}+I_{2}\right]^{2}} \\
& \mathbf{I}_{9}-\mathbf{I}_{10}=\frac{\mathbf{2} \mathbf{x}^{\mathbf{3}}}{\left.\mathbf{3 (} \mathbf{R}_{G}\right)^{\mathbf{3}} \mathbf{I}^{\mathbf{2}}} \tag{4.13}
\end{align*}
$$

The differential output $\mathrm{I}_{9}-\mathrm{I}_{10}$ is easily converted into a single output by some additional current mirrors. Note that diodeconnected $Q_{3} Q_{4}$ and $Q_{7} Q_{8}$ are ready to form current mirrors if we want to get 1st order and 2nd order power terms.

As it was mentioned above, an arbitrary order power term can be generated in the same manner. It's straight forward to find a


Figure 4.8
A cubic law circuit
closed form for a kth order power term.

$$
\begin{aligned}
& I_{\text {outk }}=\frac{\left[I_{1}-I_{2}\right]^{k}}{\left[I_{1}+I_{2}\right]^{k-1}} \\
& I_{\text {outk }}=\left(\frac{2 x}{n R_{G}}\right)^{k} /\left(\frac{2 I_{n}^{k-1}}{n}\right)^{k-1} \\
& I_{\text {outk }}=\frac{2 x^{k}}{n\left(R_{G}\right)^{k} I^{k-1}}
\end{aligned}
$$

Denote

$$
\begin{equation*}
\mathbf{a}_{k}=\frac{2}{\mathbf{n}\left(\mathbf{R}_{G}\right)^{k} I^{k-1}} \tag{4.14}
\end{equation*}
$$

Then

$$
\begin{equation*}
I_{\text {outk }}=a_{k^{\prime}} x^{k} \tag{4.15}
\end{equation*}
$$

In equation (4.14), $n$ is the highest order available in the polynomial module. It will be set up depending on practical application of the module.

The polynomial will have following form

$$
\begin{aligned}
& I_{\text {out }}=\sum_{k=1}^{n} I_{\text {out } k} \\
& I_{\text {out }}=\sum_{k=1}^{n} a_{k} x^{k}
\end{aligned}
$$

$$
\begin{equation*}
\mathbf{I}_{o u t}=\sum_{\mathbf{k}=1}^{\mathbf{n}} \frac{2 \mathbf{x}^{\mathbf{k}}}{\mathbf{n}\left(\mathbf{R}_{G}\right)^{\mathbf{k}} \mathbf{I}^{\mathbf{k}-1}} \tag{4.16}
\end{equation*}
$$

### 4.4 DESIGN CONSIDERATION

### 4.4.1 Voltage-current converter stage

The main cause of error is the logarithmic term that we omitted in equation (4.11) $\mathrm{x}=\mathrm{V}_{\mathrm{BEQ}_{2 \mathrm{n}-1}}+\mathrm{R}_{\mathrm{G}^{\mathrm{i}}}-\mathrm{V}_{\mathrm{BEQ}_{2 n}}$

$$
\begin{aligned}
& \quad x=V_{T} \ln \frac{I_{2 n-1}}{I_{S}}-V_{T} \ln \frac{I_{2 n}}{I_{s}}+R_{G} i \\
& x=V_{T} \ln \frac{I_{2 n-1}}{I_{2 n}}+R_{G} i \\
& i=\frac{x}{R_{G}}-\frac{V_{T}}{R_{G}} \ln \frac{I_{2 n-1}}{I_{2 n}}
\end{aligned}
$$

And

$$
\begin{aligned}
& I_{2 n-1}-I_{2 n}=\frac{2 i}{n} \\
& I_{2 n-1}-I_{2 n}=\frac{2 x}{n R_{G}}-\frac{2 V_{T}}{n R_{G}} \ln \frac{I_{2 n-1}}{I_{2 n}}
\end{aligned}
$$

The output current of a $k^{\text {th }}$ order power has the form:

$$
I_{\text {outk }}=\frac{\left[I_{2 n-1}-I_{2 n}\right]^{k}}{K}
$$

Where $K$ is a scale factor, depends upon resistor $R_{G}$ and current source I.

$$
\begin{aligned}
& \quad I_{\text {outk }}=\left[\frac{2 x}{n R_{G}}-\frac{2 V_{T}}{n R_{G}} \ln \frac{I_{2 n-1}}{I_{2 n}}\right] \frac{1}{K} \\
& I_{\text {ideal }}=\left[\frac{2 x}{n R_{G}}\right]^{k} \frac{1}{K}
\end{aligned}
$$

Denote error $\varepsilon$ :

$$
\varepsilon=\frac{I_{i d e a}-I_{\text {outk }}}{I_{\text {ideal }}}
$$

$$
\varepsilon=\frac{\left(2 x / n R_{G}\right)^{k}-\left[2 x / n R_{G}-\left(2 V_{T} / n R_{G}\right) \ln \left(I_{2 n-1} / I_{2 n}\right)\right]^{k}}{\left(2 x / n R_{G}\right)^{k}}
$$

$$
\begin{equation*}
\varepsilon=1-\left[1 \frac{V_{T}}{x} \ln \left[\frac{I_{2 n-1}}{I_{2 n}}\right]\right]^{k} \tag{4.17}
\end{equation*}
$$

We also have:

$$
I_{2 n-1}-I_{2 n} \approx \frac{2 x}{n R_{G}}
$$

And:

$$
I_{2 n-1}+I_{2 n} \approx \frac{2 I}{n}
$$

Therefore:

$$
\begin{align*}
& I_{2 n-1}=\frac{I}{n}+\frac{x}{n R_{G}}  \tag{4.18}\\
& I_{2 n}=\frac{I}{n}-\frac{x}{n R_{G}} \tag{4.19}
\end{align*}
$$

Replace (4.18) and (4.19) into (4.17):

$$
\begin{align*}
& \varepsilon=1-\left[1-\frac{V_{T}}{x} \ln \left[\frac{I / n+x / n R_{G}}{I / n-x / n R_{G}}\right]^{k}\right. \\
& \varepsilon=1-\left[1-\frac{V_{T}}{x} \ln \left[\frac{\operatorname{In} R_{G}+n x}{\operatorname{In} R_{G}-n x}\right]\right]^{k} \\
& \left.\quad \varepsilon=1-\left[1 \frac{\mathbf{V}_{\mathbf{T}}}{\mathbf{x}} \ln \mathbf{I R}_{\mathbf{G}^{\mathbf{+}}} \mathbf{I R}_{\mathbf{G}^{-\mathbf{x}}}\right]^{\mathbf{x}}\right] \tag{4.20}
\end{align*}
$$

Figure 4.9a shows error $\varepsilon$ as a function of input voltage $x$ at different values of $k$ and figure 4.9 b shows $\varepsilon$ as a function of $k$ at a typical values of $x$.



Figure 4.7も
€ aje function of n at a typical value of $x$ ( $\mathrm{x}=5$ volts)
$\varepsilon$ is negligible when input voltage $<5$ Volts and $n<4$. $\varepsilon$ increases for larger input voltage x and power order n . This error can be compensated either by trimming the gain resistor $R_{G}$ or by using another transistor pair to cancel the affect of logarithmic term as in figure 4.10

In figure 4.10:

$$
\begin{aligned}
& \quad V_{1}=V_{B E Q 1}+V_{B E Q 4}-R_{G} i-V_{B E Q 3}-V_{B E Q 2}+V_{2} \\
& V_{1}-V_{2}=V_{B E Q 1}-V_{B E Q 3}+V_{B E Q 4}-V_{B E Q 2}-R_{G} i \\
& V_{1}-V_{2}=V_{T} \ln \frac{I_{1}}{I_{3}}+V_{T} \ln \frac{I_{2}}{I_{4}}-R_{G} i
\end{aligned}
$$

If $Q_{3}$ and $Q_{4}$ have fairly high $\beta$ 's then $I_{1}=I_{3}$ and $I_{2}=I_{4}$, therefore:

$$
V_{1}-V_{2}=-R_{G} i
$$

Thus the logarithmic term is canceled by $Q_{3}$ and $Q_{4}$. In practice , to maintain transistors Q3 and Q4 in conduction region even with large change of differential input we can insert a diode Zener in the paths between the bases and collectors of Q3 and Q4.

### 4.4.2 Transistor mismatch

The second source of error is due to transistor mismatch in the multiplying cores.Let consider again the output of square term in the polynomial module in figure 4.11. Taking a closer look at the multiplying core Q1 Q2 Q3 Q4 we have:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{BEQ} 1}+\mathrm{V}_{\mathrm{BEQ} 4}=\mathrm{V}_{\mathrm{BEQ} 2}+\mathrm{V}_{\mathrm{BEQ} 3} \\
& \mathrm{~V}_{\mathrm{T}} \ln \left(\mathrm{I}_{1} / \mathrm{I}_{\mathrm{S} 1}\right)+\mathrm{V}_{\mathrm{T}} \ln \left(\mathrm{I}_{4} / \mathrm{I}_{\mathrm{S} 4}\right)=\mathrm{V}_{\mathrm{T}} \ln \left(\mathrm{I}_{2} / \mathrm{I}_{\mathrm{S} 2}\right)+\mathrm{V}_{\mathrm{T}} \ln \left(\mathrm{I}_{3} / \mathrm{I}_{\mathrm{S} 4}\right) \\
& \ln \left(\mathrm{I}_{1} \mathrm{I}_{\mathrm{S} 2} / \mathrm{I}_{2} \mathrm{I}_{\mathrm{S} 1}\right)=\ln \left(\mathrm{I}_{3} \mathrm{I}_{\mathrm{S} 4} / \mathrm{I}_{4} \mathrm{I}_{\mathrm{S} 3}\right)
\end{aligned}
$$



Figure 4.10

Compensated logarithmic error

Therefore
$\frac{I_{1} I_{S 2}}{I_{2} I_{S 1}}=\frac{I_{3} I_{S 4}}{I_{4} I_{S 3}}$
$\frac{I_{1}}{I_{2}}=\frac{I_{3}}{I_{4}} \frac{I_{S 1} I_{S 4}}{I_{S 2} I_{S 3}}$
Ideally if all transistors in the multiplying core are well matched, then the ratio of reverse bias saturation current $\mathrm{I}_{\mathrm{S}}$ 's in the right-hand side of this equation would equal to 1 . In a practical situation, we always have some degree of mismatch between transistors.

The reverse bias saturation current of a long-base p-n junction is defined by:
$\mathrm{I}_{\mathrm{S}}=\mathrm{qA}\left[\mathrm{D}_{\mathrm{p}} \mathrm{p}_{\mathrm{no}} / \mathrm{L}_{\mathrm{p}}+\mathrm{D}_{\mathrm{n}} \mathrm{n}_{\mathrm{po}} / \mathrm{L}_{\mathrm{n}}\right]$
Where
q :electron charge
A.junction cross section area.
$D_{p}$ :diffusion coefficient of hole
$\mathrm{D}_{\mathrm{n}}$ :diffusion coefficient of electron
$\mathrm{p}_{\mathrm{no}}$ :minority carrier (hole) concentration at equilibrium in n region.
$\mathrm{n}_{\mathrm{p} 0}$ :minority carrier (electron) concentratin at equilibrium in p region.
$\mathrm{L}_{\mathrm{p}}$ :hole diffusion length.
$\mathrm{L}_{\mathrm{n}}$ :electron diffusiion length.
In these factors defining saturation current $I_{S}$, all of them except for junction cross section area can be well controlled


VEE

Figure 4.11

Square term output of the polynomial module
by fabrication process and their variation , if any, will equally affect on every transistor. Thus the main source that cause $I_{S}$ mismatch is the area mismatch of emitter-base junctions.

## We can write

$$
\frac{I_{S 1} I_{S 4}}{I_{S 2} I_{S 3}}=\frac{A_{1} A_{4}}{A_{2} A_{3}}
$$

Where $A_{1}$ to $A_{4}$ are junction areas of $Q_{1}$ to $Q_{4}$
Denote the area mismatch factor

$$
\alpha_{1}=1-\frac{A_{1} A_{4}}{A_{2} A_{3}}
$$

usually this is a very small number, within the range 2 percent. Now we have

$$
\begin{align*}
& \frac{I_{1}}{I_{2}}=\frac{I_{3}\left(1-\alpha_{1}\right)}{I_{4}} \\
& \frac{I_{3}\left(1-\alpha_{1}\right)}{I_{1}}=\frac{I_{4}}{I_{2}} \\
& I_{3}\left(1-\alpha_{1}\right)-I_{4}=\frac{I_{1}-I_{2}}{I_{1}+I_{2}}\left[I_{3}\left(1-\alpha_{1}\right)+I_{4}\right] \tag{4.21}
\end{align*}
$$

The same arguement for the multiplying core Q1 Q2 Q5 Q6 we have:

$$
\begin{equation*}
I_{6}\left(1-\alpha_{2}\right)-I_{5}=\frac{I_{1}-I_{2}}{I_{1}+I_{2}}\left[I_{6}\left(1-\alpha_{2}\right)+I_{5}\right] \tag{4.22}
\end{equation*}
$$

Where

$$
\alpha_{2}=1-\frac{A_{1} A_{5}}{A_{2} A_{6}}
$$

denotes the area mismatch of Q1 Q2 Q5 Q6 core
From (4.21) and (4.22) we have

$$
\begin{aligned}
& \left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)+\alpha_{2} I_{6}-\alpha_{1} I_{3} \\
\frac{I_{1}-I_{2}}{I_{1}+I_{2}} & {\left[\left(I_{3}+I_{4}\right)-\left(I_{5}+I_{6}\right)+\alpha_{2} I_{6}-\alpha_{1} I_{3}\right] }
\end{aligned}
$$

Or

$$
\begin{align*}
& \left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)+\alpha_{2} I_{6}-\alpha_{1} I_{3} \\
& \frac{I_{1}-I_{2}}{I_{1}+I_{2}}\left(I_{7}-I_{8}\right)+\frac{I_{1}-I_{2}}{I_{1}+I_{2}}\left(\alpha_{2} I_{6}-\alpha_{1} I_{3}\right) \\
& \left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)=\frac{I_{1}-I_{2}}{I_{2}+I_{2}}\left(I_{7}-I_{8}\right)+\left(\alpha_{2} I_{6}-\alpha_{1} I_{3}\right)\left(\frac{I_{1}-I_{2}}{I_{1}+I_{2}}-1\right) \tag{4.23}
\end{align*}
$$

Note that we have an offset term
$\left(\alpha_{2} I_{6}-\alpha_{1} I_{3}\right)\left(\frac{I_{1}-I_{2}}{I_{1}+I_{2}}-1\right)$
compared with the ideal case. Obviously , in an ideal situation, $\alpha_{1}=\alpha_{2}=0$ then equation (4.23) reduces to the usual form:
$\left(I_{3}+I_{5}\right)-\left(I_{4}+I_{6}\right)=\left(\frac{I_{1}-I_{2}}{I_{1}+I_{2}}\right)\left(I_{7}-I_{8}\right)$
Let $\varepsilon$ denotes this offset term, we can express $\varepsilon$ in terms of input voltage x and area mismatch factors $\alpha 1$ and $\alpha 2$

We have
$\frac{I_{3}}{I_{1}} \approx \frac{I_{4}}{I_{2}} \approx \frac{I_{3}+I_{4}-\frac{I_{7}}{I_{1}+I_{2}} I_{1}+I_{2}}{}$
From equation (4.11) and (4.12)
$I_{7}=\frac{I}{n}+\frac{x}{n R_{G}}$
$I_{1}+I_{2}=\frac{2 I}{n}$
And hence

$$
\begin{aligned}
& \frac{I_{3}-\frac{1}{I_{1}}+\frac{x}{2 R_{G} I}}{I_{3}=\left(\frac{1}{2}+\frac{x}{2 R_{G} I}\right) I_{1}} \\
& I_{3}=\left(\frac{1}{2}+\frac{x}{2 R_{G} I}\right)\left(\frac{I}{n}+\frac{x}{n R_{G}}\right)
\end{aligned}
$$

Similarly:
$I_{6}=\left(\frac{1}{2}-\frac{x}{2 R_{G} I}\right)\left(\frac{I}{n}+\frac{x}{n R_{G}}\right)$
Also from (4.11) and (4.12):
$\frac{I_{1}-I_{2}=x}{I_{1}+I_{2} R_{G} I}$
Replace this value and above values of $\mathrm{I}_{3}$ and $\mathrm{I}_{6}$ into the equation of $\varepsilon$, we have after simplifying:

$$
\begin{equation*}
\varepsilon=\frac{1}{n}\left[\frac{-I}{2}\left(\alpha_{2}-\alpha_{1}\right)+\frac{\left(\alpha_{1}+\alpha_{2}\right)}{2 R_{G}} \mathbf{x}+\frac{\left(\alpha_{2}-\alpha_{1}\right)}{2\left(R_{G}\right)^{2} \mathbf{I}} x^{2} \frac{\left(\alpha_{2}+\alpha_{1}\right)}{2\left(R_{G}\right)^{3} I^{2}} x^{3}\right] \tag{4.24}
\end{equation*}
$$

Equation (4.24) shows that due to area mismatch we have a DC output offset of $\mathrm{I}\left(\alpha_{2}-\alpha_{1}\right) / 2$ and other distortions corresponding to higher order of input $x$. Equation (4.24) also shows that $\varepsilon$ is reversely proportional to the highest order $n$ of the polynomial module.

In practice, by careful layout, we can arrange the transistors in the multiplying cores such a way that $\alpha_{1}$ and $\alpha_{2}$ are very small and the error due to area mismatch can be limitted within a negligible number.

Other errors caused by ohmic resistances at base-emitter junctions and by finite $\beta$ are of second order effect, they are usually
very small. Transistors with large ohmic resistances and $\beta$ in the neighborhood of 100 can be used without serious problem.

### 4.4.3 Maximum input voltage swing

Our polynomial circuit works properly so long as all npn transistors sink current.

$$
\begin{aligned}
& \mathrm{I}_{1}=\mathrm{I}_{3}=\ldots=\mathrm{I}_{2 \mathrm{n}-1}>0 \\
& \mathrm{I}_{2}=\mathrm{I}_{4}=\ldots=\mathrm{I}_{2 \mathrm{n}}>0
\end{aligned}
$$

From equation (4.11) and (4.12)

$$
\begin{aligned}
& I_{1}=I_{3}=\ldots=I_{2 n-1}=\frac{I}{n}+\frac{x}{n R_{G}} \\
& I_{2}=I_{2}=\ldots=I_{2 n}=\frac{I}{n}-\frac{x}{n R_{G}}
\end{aligned}
$$

The constraint for input voltage:

$$
-\mathrm{IR}_{\mathrm{G}}<\mathrm{x}<+\mathrm{IR}_{\mathrm{G}}
$$

It is seen from equation (4.20) that when input $x$ approaches the product $\mathrm{IR}_{\mathrm{G}}$, the logarithmic error caused by voltage-current converter stage increases significantly. As a rule of thumb, the maximum voltage swing $\mathrm{x}_{\mathrm{Max}}$ is usually chosen such that

$$
\begin{equation*}
\mathrm{x}_{\mathrm{Max}}=\mathrm{g} \cdot \mathrm{IR}_{\mathrm{G}} \tag{4.25}
\end{equation*}
$$

Where g is dimensionless factor ranges from 0.5 to 0.8

### 4.4.4 Maximum output current

The $k^{\text {th }}$ term in the module:

$$
\begin{aligned}
& I_{\text {outk }}=\frac{2 x^{k}}{n\left(R_{G}\right)^{k} I^{k-1}} \\
& I_{\text {outk }}=\frac{2 x^{k} I}{n\left(R_{G}\right)^{k}} \\
& I_{\text {outk } k}=g^{k} \frac{2 x^{k} I}{n\left(x_{M a x}\right)^{k}}
\end{aligned}
$$

Thus

$$
\begin{align*}
& I_{\text {outkMax }}=g^{k} \frac{2 I\left(x_{M a x}\right)^{k}}{n\left(x_{M a x}\right)^{k}} \\
& I_{\text {outKMax }}=g^{k \frac{2 I}{n}} \tag{4.26}
\end{align*}
$$

$\mathrm{I}_{\text {outMax }}$ depends on "tail" current I , the highest order n and the chosen factor $g$.

The choice for $R_{G}$ and $I$, therefore, is decided by the range of the operating input voltage and the maximum current at the output according to equation (4.25) and equation (4.26).

### 4.5 PROGRAMIMING COEFFICIENTS $\mathbf{a}_{\mathbf{i}}$ 's

The module generates polynomial:

$$
f(x)=\sum_{i=0}^{n} a_{i} x^{i}
$$

As we have mentioned earlier, the module is used with the associated DSP network where any nonlinear device can be replaced by this module with certain allowable tolerance. The coefficients $\mathrm{a}_{\mathrm{i}}$ 's may vary for each nonlinearity, therefore we need to provide some way to program coefficients $a_{i}$ 's to make the module becomes more versaltile.

Several schemes can be used to change a current gain, e.g, some variations of Widlar or Wilson current mirror; where the output current can be varied by mean of a potentionmeter. We prefer here to program the current gain, and hence the coefficients $\mathrm{a}_{\mathrm{i}}$ 's, digitally by a binary code that will be entered by the user.

Let consider the R-2R network of figure 4.12a. To achieve
current ratioes at collectors, all transistors are kept at equal base-emitter voltages while emitter areas are binary ratioed.

Ignore base currents : $\mathrm{V}_{\mathrm{BEQ} 4}+2 \mathrm{RI}_{4}=\mathrm{V}_{\mathrm{BEQ} 5}+2 \mathrm{RI}_{5}+\mathrm{R}\left(\mathrm{I}_{5}+\mathrm{I}_{6}\right)$

$$
I_{5}=I_{6}
$$

$$
V_{T} \ln \frac{I_{4}}{I_{S 4}}+2 R I_{4}=V_{T} \ln \frac{I_{5}}{I_{S 5}}+4 R I_{5}
$$

Or:

$$
\begin{aligned}
& V_{T} \ln \frac{I_{4} I_{S 5}}{I_{5} I_{S 4}}=2 R\left(2 I_{5}-I_{4}\right) \\
& \mathrm{I}_{5}=2^{-1} \mathrm{I}_{4} \\
& \text { Similarly } \mathrm{I}_{4}=2^{-1} \mathrm{I}_{3}, \ldots
\end{aligned}
$$

We have:
$\mathrm{I}_{2}=2^{-1} \mathrm{I}$
$\mathrm{I}_{3}=2^{-2} \mathrm{I}$
$\mathrm{I}_{4}=2^{-3} \mathrm{I}$
$\mathrm{I}_{5}=2^{-4} \mathrm{I}$
This relationship holds to a high degree of accuracy thanks to the excellent matching and tracking characteristics of monolithic BJT's.


Figure 4.12a
R-2R current ladder

Now if we use a binary code to control switch $S_{1}$ to $S_{4}$ as in figure 4.12b, we can program the output current $\mathrm{I}_{\mathrm{o}}$.

$$
\mathrm{I}_{\mathrm{o}}=\mathrm{b}_{1} \mathrm{I}_{2}+\mathrm{b}_{2} \mathrm{I}_{3}+\mathrm{b}_{3} \mathrm{I}_{4}+\mathrm{b}_{4} \mathrm{I}_{5}
$$

In general:

$$
\begin{equation*}
I_{o}=\sum_{i=1}^{n} b_{i} 2^{-i} \tag{4.27}
\end{equation*}
$$

The circuit of figure 4.12b can only sink current $\mathrm{I}_{0}$, to program $I_{0}$ in both directions, we may use the circuit of figure 4.13 in which another bit, $\mathrm{b}_{\text {sign }}$, was introduced to control the sign ( or direction ) of output current $\mathrm{I}_{\mathrm{o}}$.

$$
\begin{gather*}
I_{\text {sign }}=\left\{\begin{array}{cc}
I_{\text {in }} & \text { if } b_{\text {sign }}=1 \\
0 & \text { otherwise }
\end{array}\right. \\
\mathrm{I}_{\text {out }}=\mathrm{I}_{\mathbf{o}}-\mathrm{I}_{\text {sign }} \\
\mathbf{I}_{\mathbf{o u t}}=\mathbf{I}_{\mathbf{i n}}\left(\sum_{\mathbf{i}=\mathbf{1}}^{\mathbf{n}} \mathbf{b}_{\mathbf{i}} \mathbf{z}^{-\mathbf{i} \mathbf{-}} \mathbf{b}_{\text {sign }}\right) \tag{4.28}
\end{gather*}
$$

Equation (4.28) shows that by an additional sign bit, we can program the output current in both directions. This Programmable Current Amplifier (PCA) can be used to program coefficients $\mathrm{a}_{\mathrm{i}}$ 's of the polynomial module.

One drawback of this circuit is the input current can only flow into the programming circuit; this may cause problem. As an alternative, we can use the current mode multiplying DAC type of


Figure 4.12 b
Multiplying 4 bit R-2R DAC
figure 3.5 in chapter3, where the input current can flow in both directions.

Figure 4.14 shows a polynomial module with programmable coefficients. M's are current mirrors, to avoid an output offset current Wilson current mirrors should be used.

PCA1, PCA2, PCA3 are Programmable Current Amplifiers. Each PCA can be programmed independently by different programming codes. Each programming code includes a sign bit $b_{s}$ and other multiplying bit $b_{i}$ 's.


Figure 4.13
Programmable current amplier (PCA)


Figure 4.14
Programmable Polynomial Module

## Chapter 5 Existence and uniqueness of solution for the equation $x=w-B F(x)$ of nonlinear networks

In chapter 3 we have explored several circuit topologies to realize equation $x=w-B F(x)$ wherein we inherently have assumed that this standard equation converges to a solution. This is not always the case. Depending on nonlinear mapping $F(x)$ and the network topology $B$, the standard equation may give no solution or it may give more than one solution.

In general, the study for existence and uniqueness of solution for the equation of nonlinear networks involves many issues and in fact, so far there is no generally applicable theory for the determination of nonlinear network solution. Dealing with these issues in detail, therefore, is beyond the scope of this work. What we hope here is that by employing several recent contributions to the problem of nonlinear network solution we may derive some results applied for our network equation.

### 5.1 BACKGROUND

Several attemps have been devoted to provide a reasonably comprehensive study of solution for nonlinear networks. As early as in the years of fourties, nonlinear resistive networks were studied by Duffin [12]. His basic theorem stated that a network of nonlinear resistors, each of which is characterized by a continuous strictly
monotone increasing function that map the real line onto itself, and independent voltage and current sources has a unique solution.

Duffin's treatment of existence was limited to certain case of strictly monotone nonlinear resistive networks and the result of his work is far from being a necessary condition, because it's clear that many resistive networks containing voltage or current- controlled elements whose characteristics saturate also have a unique solution. This occurs when the network's topology is such that the noninvertibility of the i-v characteristic functions of certain elements is of no consequence.

Since saturating i-v characteristics are often used in models of common two-terminal semiconductor devices, it's important to be able to identify these networks. Some early attempts at dealing with such networks are contained in papers by Desoer and Katzenelson [13], and later by Desoer and Wu [14]. Their studies concerned in physical structure of the nonlinear networks, and included some topological conditions for the existence and uniqueness of network solution.

Recently, several results have been contributed to this issue by Wilson and Sandberg in their papers [9], [15]. Concerning nonlinear network analysis they have shown that for an n-port resistive network, the problem of determing a solution for the network is equivalent to the problem of solving equation $A F(x)+B x=c$ where $k=1,2 \ldots . n$ the component $x_{k}$ of the vector $x=(x 1, x 2, \ldots . . x n)^{T}$ corresponds to the port variable at the $k^{\text {th }}$ port. $x_{k}$ is the controlling
variable of the $\mathbf{k}^{\text {th }}$ nonlinear resist or. The nonlinear mapping $F$ characterizes the nonlinear resistors and is defined, for all $n$-vector $x$, by $F(x)=(f 1(x 1), f 2(x 2) \ldots f(x n))^{T}$. A and B are $n x n$ matrices of real number and $c$ denotes a real $n$-vector. $A$ and $B$ provide the characterization of the linear portion of the network. Wilson and Sandberg have made significant advance to the analysis of nonlinear resistive networks. Two following theorems of their work are reproduced here because it is somewhat related to the study of our network equation

## Sandberg and Wilson's 1st theorem

Let $F \in \mu^{n}$ be the set of all strictly increasing functions mapping $\mathrm{R}^{\mathrm{n}}$ into itsfelf, and let (A,B) be a passive pair of real nxn matrices, then there exists a unique solution of $\mathrm{AF}(\mathrm{x})+\mathrm{Bx}=\mathrm{C}$ (1) for each C in $R^{\mathrm{n}}$ if and only if $\beta(\mathrm{F}) \cap \mathrm{N}(\mathrm{B})=\{\theta\}$, if

$$
\beta(F) \cap N(B) \neq\{\theta\}
$$

then there exists some $C \in R^{n}$ such that (1) has no solution.
In there theorem, $\beta(\mathrm{F})$ is the set of all points x in $\mathrm{R}^{\mathrm{n}}$ for which $\mathrm{F}[\mathrm{x}]$ is bounded as $x \rightarrow \infty$
$N(B)$ is the null space of $B$, the set of all real $n$-vector $x$ such $B x$ $=\theta$, where $\theta$ denotes the origin of $n$-space $R^{n}$

A pair ( $A, B$ ) is calaled a passive pair if it possesses the following property: for each pair of $n$-vector ( $\mathrm{x}, \mathrm{y}$ ) satisfying $\mathrm{Ax}=\mathrm{By}$ it follows that

$$
x^{T} \cdot y \geq 0
$$

According to Sandberg and Wilson when all linear resistors in the n-
port network have non-negative resistance or conductance values then the matrices A and B associated with the n -port network contains a passive pair (A,B).

The notation
$\beta(F) \cap N(B)=\{\theta\}$
simply means that there exists no real n-vector $x \neq \theta$ for which $\mathrm{BX}=\theta$ and $\lim [F[\rho x] \mid<\infty$ when $\rho \rightarrow \infty$.

The nature of the matrix B sets specific limitations on the manner in which the nonlinear resistor i-v characteristic functions $f_{k}$ are permitted to saturate. The relation
$\beta(F) \cap N(B)$
relates the nature of nonlinear resistor i-v characteristic functions $f_{k}$ to the pertinent aspects of the topological structure of the network represented by matrix B. From the result of Desoer and Wu, the relation $\beta(F) \cap N(B)=\{\theta\}$ will be satisfied once conditions for topological structure in Desoer and Wu 's theorem are satisfied.

For networks containing resistors whose characteristics are not necessarily monotone-increasing, Sandberg and Wilson have shown that:

## Sandberg and Wilson's 2nd theorem

Let $F$ be a nonlinear mapping with all the components $f_{k}$ are eventually strictly increasing, let (A,B) be a passive pair of real $n \times n$ madtrices. Then there exists at least one solution of (1) for each real $n$-vector $C$ if $\beta(F) \cap N(B)=\{\theta\}$

In this theorem, eventually strictly increasing function is a
function that is strictly increasing at large values of controlling variable.

### 5.2 EXISTENCE AND UNIQUENESS OF SOLUTION FOR EQUATION $\mathbf{x}=\mathbf{w}$-BF ( $\mathbf{x}$ )

We now use the above results to develop some criteria for the existence and uniqueness of solution of our equation

$$
\begin{equation*}
\mathrm{x}=\mathrm{w}-\mathrm{BF}(\mathrm{x}) \tag{5.1}
\end{equation*}
$$

Recall that $x$ and $w$ are real $n$-vectors, $F(x)$ is a nonlinear mapping which maps $R^{n}$ into $R^{n}$ such that $F(x)=[f 1(x 1), f 2(x 2), \ldots f n(x n)]^{T}$, and $B$ is real nxn matrix determined by the network topology.

Assume that matrix $B$ is non-singular,i.e. $\operatorname{det}(B) \neq 0$, then equation (5.1) is equivalent to:

$$
\begin{equation*}
A x+F(x)=C \tag{5.2}
\end{equation*}
$$

Where

$$
\mathrm{A}=\mathrm{B}^{-1}
$$

$$
\mathrm{C}=\mathrm{B}^{-1} \cdot \mathrm{w}
$$

### 5.2.1 Nonlinearities with strictly monotone-increasing characteristics.

### 5.2.1.1 Sufficient condition for the uniqueness of solution for

$$
x=w-B F(x)
$$

When all the nonlinearities are characterized by strictly increasing functions, we can apply the following theorem proven by Wilson in [16]

Wilson's theorem

Equation $A x+F(x)=C$ possesses a unique solution whenever two following conditions are satisfied:
(i)All components of $F(x)$ are strictly monotone-increasing function, mapping from $R$ onto $R$
(ii)Matrix A is a weakly row-sum dominant matrix, i.e:

$$
a_{i i} \geq \sum_{j=1, j \neq i}^{n}\left|a_{i j}\right|
$$

for $\mathrm{i}=1,2, \ldots . \mathrm{n}$
By relating the theorem of Wilson for equation (5.2) we can immediately derive the following result for equation (5.1):

## Result 1

Equation $x=w-B F(x)$ possesses a unique solution for every $w$ in $R^{n}$ whenever two following conditions are satisfied:
(i). All the components $f_{j}(x), j=1,2 \ldots n$ of $F(x)$ are strictly increasing functions, mapping the real line onto itself.
(ii).Determinant of matrix $B, \operatorname{det}(B) \neq 0$ and $B^{-1}$ is a weakly row-sum dominant matrix.

In result 1 , condition $\operatorname{det}(B) \neq 0$ is necessary to guarantee the existence of $\mathrm{B}^{-1}$.The above result is stated as a sufficient condition. A condition which is both sufficient and necessary will be stated in term of a class of Po matrices.
5.2.1.2 Necessary and sufficient condition for the uniqueness of solution for equation $\mathrm{x}=\mathrm{w}-\mathrm{BF}(\mathrm{x})$

## Class Po matrix definition

The class of matrix A satisfying one of the following equivalent conditions is denoted by Po :
(i).All principal minors of A are non-negative
(ii).For each vector $x \neq \theta$, there exists a index k such that
$x_{k} \neq 0$
and $\mathrm{x}_{\mathrm{k}} \mathrm{y}_{\mathrm{k}}>0$ where $\mathrm{y}=\mathrm{Ax}$
(iii). For each vector $x \neq \theta$ there exists a diagonal matrix $D_{x} \geq \theta$ such that $\left\langle\mathrm{x}, \mathrm{D}_{\mathrm{x}} \cdot \mathrm{x}\right\rangle$ and $\left\langle\mathrm{A} . \mathrm{x}, \mathrm{D}_{\mathrm{x}} \cdot \mathrm{x}\right\rangle$ are greater than or equal 0 . Where $\langle x, y\rangle$ denotes the inner product of vector $x$ and $y$,

$$
\langle x, y\rangle=\sum_{i=1}^{n} x_{i} y_{i}
$$

(iv).Every real Eigenvalue of A as well as of each principal submatrix of $A$ is non-negative.
(v). For every diagonal matrix $\mathrm{D}>\theta$

$$
\operatorname{det}(D+A) \neq 0
$$

In the above properties, a principal submatrix of square matrix A is any square submatrix of A whose main diagonal is contained in the main diagonal of $A$.

The determinant of a principal submatrix is called principal minor.

> Class of function definition
> 1-For all $\alpha, \beta$ with
> $-\infty \leq \alpha<\beta \leq+\infty$
let $I(\alpha, \beta)$ denotes the intermal :
$\mathrm{I}(\alpha, \beta)=\{\mathrm{x}: \alpha<\mathrm{x}<\beta\}$
2 -For each positive integer n and each pair of n -vectors $\alpha, \beta$ let $\mathrm{f}^{\mathrm{n}}\left(\alpha, \beta ; \mathrm{R}^{\mathrm{n}}\right)$ denotes the set of mappings from $\mathrm{I}\left(\alpha_{1}, \beta_{1}\right) \mathrm{xI}\left(\alpha_{2}, \beta_{2}\right) \mathrm{x} \ldots \mathrm{xI}\left(\alpha_{\mathrm{n}}, \beta_{\mathrm{n}}\right)$ onto $\mathrm{R}^{\mathrm{n}}$ defined by F is in $\mathrm{f}^{\mathrm{n}}\left(\alpha, \beta ; \mathrm{R}^{\mathrm{n}}\right)$ if and only if there exists, for $\mathrm{i}=1,2 . \mathrm{n}$, strictly increasing functions $\mathrm{f}_{\mathrm{i}}$ mapping $\left(\alpha_{i}, \beta_{i}\right)$ onto $R^{1}$ such that for $x=(x 1, x 2, \ldots x n)^{T}$, $\mathrm{F}(\mathrm{x})=[\mathrm{f} 1(\mathrm{x} 1), \mathrm{f} 2(\mathrm{x} 2), . . \mathrm{fn}(\mathrm{xn})]^{\mathrm{T}}$.

3-Let the set of strictly increasing mappings from $\mathrm{R}^{\mathrm{n}}$ onto $\mathrm{I}\left(\alpha_{1}, \beta_{1}\right) \mathrm{xI}\left(\alpha_{2}, \beta_{2}\right) \mathrm{x} . \mathrm{xI}\left(\alpha_{\mathrm{n}}, \beta_{\mathrm{n}}\right)$ be similarly defined and denoted $\mathrm{f}^{\mathrm{n}}\left(\mathrm{R}^{\mathrm{n}} ; \alpha, \beta\right)$.

In the above definition, $\mathrm{I}\left(\alpha_{1}, \beta_{1}\right) \mathrm{xI}\left(\alpha_{2}, \beta_{2}\right) \mathrm{x} . \mathrm{xI}\left(\alpha_{\mathrm{n}}, \beta_{\mathrm{n}}\right)$ denotes the Cartesian product of closed interval in $R^{1}$. Also note that $F$ is in $\mathrm{f}^{\mathrm{n}}\left(\alpha, \beta ; \mathrm{R}^{\mathrm{n}}\right)$ if and only if $\mathrm{F}^{-1}$ is in $\mathrm{f}^{\mathrm{n}}\left(\mathrm{R}^{\mathrm{n}} ; \alpha, \beta\right)$

Sandberg and Wilson proved in [17] that:
Sandberg and Wilson's theorem
There exists a unique solution of $F(x)+A x=C$ for each $F$ in $\mathrm{f}^{\mathrm{n}}\left(\alpha, \beta ; \mathrm{R}^{\mathrm{n}}\right)$ and each C in $\mathrm{R}^{\mathrm{n}}$ if and only if A is in Po.

Apply for our equation, we have a similar result:

## Result 2

There exists a unique solution for equation $x=w-B F(x)$ for every $F$ in $f^{n}\left(\alpha, \beta ; R^{n}\right)$ and every $w$ in $R^{n}$ if and only if $B$ is in Po and $\operatorname{det}(B) \neq 0$.

Again, the additional condition $\operatorname{det}(B) \neq 0$ to guarantee $\mathrm{B}^{-1}$ exists.Also notice that,according to Sandberg and Wilson, if $B \in P o$
and $\operatorname{det}(B) \neq 0$ then $B^{-1} \in P o$
When the mapping $f($.$) is in f^{n}\left(R^{n} ; \alpha, \beta\right)$ then we can easily prove the following statement:

## Result 3

There exists a unique solution for equation $x=w-B F(x)$ for every $F$ in $f^{n}\left(R^{n} ; \alpha^{\prime} \beta\right)$ and every $w$ in $R^{n}$ if and only if $B$ is in $P o$.

Proof of result 3:
As it was mentioned earlier if $F \in f^{n}\left(R^{n} ; \alpha, \beta\right)$ then $F^{-1}$ exists and $F^{-1} \in f^{n}\left(\alpha, \beta ; R^{n}\right)$

From equation $x+B F(x)=w$
We have the equivalent equation: $\mathrm{F}^{-1}(\mathrm{y})+\mathrm{By}=\mathrm{w}$
According to the above theorem of Sandberg and Wilson , equation (2) has a unique solution if and only if $B \in P o$, so does equation (1)

### 5.2.2 Nonlinearities with non-monotone characteristics

In the previous section we have studied the standard equation $x+B F(x)=w$ in which the functions $f_{j}$ 's are strictly monotone increasing. For such a situation the conditions for the solution's uniqueness had aready been established. We now consider equations in which the nonlinear functions $f_{j}$ 's are continuous but not necessarily monotone. In contrast to the monotone case, we have known at the beginning of this chapter that in such situations the equation may possess more than one solution. We will restrict ourselves to study hetre only nonlinearities with eventually strictly
increasing characteristics. An eventually strictly increasing function is a function that is strictly increasing for all large values of variable, i-v characteristics of a tunnel-diode is a typical example of this type of function.

In [4] Sandberg and Wilson have shown that the equation $\mathrm{AF}(\mathrm{x})+\mathrm{Bx}=\mathrm{C}$, in which $\mathrm{F}(\mathrm{x})$ composed of eventually strictly increasing functions has at least one solution if :
(i). For each diagonal matrix $D=\operatorname{diag}(\mathrm{d} 1, \mathrm{~d} 2, . . \mathrm{dn})$ with each $k$, $\mathrm{d}_{\mathrm{k}}=+1$ or -1 , there exists a real n -vector p such that
$D A^{T} p \geq \theta$
$D B^{T} p \geq \theta$
$D(A+B)^{T} p \geq \theta$
Where $\theta$ is the origin of $\mathrm{R}^{\mathrm{n}}$
(ii). And
$\beta(F) \cap N(B)=\{\theta\}$
We can apply the above result of Sandberg and Wilson to derive a condition for our equation $x+B F(x)=w$

Rewrite $\mathrm{BF}(\mathrm{x})+\mathrm{Ix}=\mathrm{w}$
Where $I$ is the identity matrix.
Obviously the null space of $\mathrm{I}, \mathrm{N}(\mathrm{I})=\{\theta\}$, therefore condition (ii) of Sandberg and Wilson's theorem is immediately satisfied. Now we consider condition (i).

Let $D$ be a diagonal matrix with entries are either +1 's or -1 's.
Let p be a real n -vector.
Denote $M=D B^{T} p$

$$
M=\left|\begin{array}{lll}
d 1 & 0 \ldots . . .0 \\
0 & d 2 \ldots 0 \\
0 & 0 . . . d n
\end{array}\right|\left|\begin{array}{ccc}
b 11 & b 21 & b n 1 \\
b 21 & b 22 & b 2 n \\
b n 1 & b n 2 \ldots b n n
\end{array}\right|\left|\begin{array}{l}
p 1 \\
p 2 \\
p n
\end{array}\right|
$$

$$
=\left|\begin{array}{l}
d 1 . p 1 . b 11+d 1 . p 2 . b 21+\ldots . . d 1 . p n . b n 1 \\
d 2 . p 1 . b 12+d 2 . p 2 . b 22+\ldots . . d n . p n . b n 2 \\
d n . p 1 . b 1 n+d 2 . p 2 . b 2 n+\ldots . . d n . p n . b n n
\end{array}\right|
$$

If we choose $\quad p 1=d 1$

$$
\mathrm{p} 2=\mathrm{d} 2
$$

$$
p n=d n
$$

Then

$$
M=\left|\begin{array}{l}
d^{2} b 11+d 1 d 2 . b 21+\ldots . . . d 1 d n \cdot b n 1  \tag{1}\\
d 2 d 1 . b 12+d 2^{2} b 22+\ldots . . d 2 d n \cdot b n 2 \\
d n d 1 . b 1 n+d n d 2 . b 2 n+\ldots . . d n^{2} b n n
\end{array}\right|
$$

Because dk is equal either +1or -1 , therefore:

$$
M>=\left|\begin{array}{l}
b 11-\{|b 21|+.|b 31|+\ldots . .|b n 1|\} \\
b 22-\{|b 12|+|b 32|+\ldots . . .|b n 2|\} \\
b n n-\{|b 1 n|+|b 2 n|+\ldots . .|b n-1, n|\}
\end{array}\right|
$$

Thus if the matrix B has the property that:

$$
b_{j j} \geq \sum_{i=1, i \neq j}^{n}\left|b_{i j}\right|
$$

That is B is a weakly column-sum dominant matrix , then $M \geq \theta$

2- denote $\mathrm{N}=\mathrm{DI}^{\mathrm{T}} \mathrm{p}=\mathrm{Dp}$

$$
\mathrm{N}=\left|\begin{array}{ccc}
\mathrm{d} 1 & 0 \ldots . .0 \\
0 & \mathrm{~d} 2 \ldots .0 \\
0 & 0 \ldots . \mathrm{dn}
\end{array}\right|\left|\begin{array}{c}
\mathrm{p} 1 \\
\mathrm{p} 2 \\
\mathrm{pn}
\end{array}\right|=\left|\begin{array}{c}
\mathrm{d} 1 \mathrm{p} 1 \\
\mathrm{~d} 2 \mathrm{p} 2 \\
\mathrm{dnpn}
\end{array}\right|
$$

The vector that we have chosen, $\mathrm{p}_{\mathrm{i}}=\mathrm{d}_{\mathrm{i}}$, therefore $N \geq \theta$

3-Denote $\mathrm{Q}=\mathrm{D}(\mathrm{B}+\mathrm{I})^{\mathrm{T}} \mathrm{p}$

$$
\mathrm{Q}=\left|\begin{array}{ccc}
\mathrm{d} 1 & 0 \ldots . .0 \\
0 & \mathrm{~d} 2 \ldots .0 \\
0 . & 0 \ldots . \mathrm{dn}
\end{array}\right|\left|\begin{array}{ccc}
\mathrm{b} 11+1 & \mathrm{~b} 21 \ldots . . \mathrm{bn} 1 \\
\mathrm{~b} 12 & \mathrm{~b} 22+1 & . . \mathrm{bn} 2 \\
\mathrm{~b} 1 \mathrm{n} & \mathrm{~b} 2 \mathrm{n} \ldots . . \mathrm{bnn}+1
\end{array}\right|\left|\begin{array}{l}
\mathrm{p} 1 \\
\mathrm{p} 2 \\
\mathrm{pn}
\end{array}\right|
$$

$$
\mathrm{Q}=\left|\begin{array}{l}
\mathrm{d} 1^{2}(\mathrm{~b} 11+1)+\mathrm{d} 1 \mathrm{~d} 2 \mathrm{~b} 21+\ldots \ldots \ldots . \mathrm{d} 1 \operatorname{dnbn} 1  \tag{II}\\
\mathrm{~d} 2 \mathrm{~d} 1 \mathrm{~b} 12+\mathrm{d} 2^{2}(\mathrm{~b} 22+1)+\ldots \ldots . . \mathrm{d} 2 \operatorname{dnbn} 2 \\
\mathrm{dnd} 1 \mathrm{~b} 1 \mathrm{n}+\mathrm{dn} \mathrm{~d} 2 \mathrm{~b} 2 \mathrm{n}+\ldots \ldots . . . . . . \mathrm{dn}^{2}(\mathrm{bnn}+1)
\end{array}\right|
$$

Compare (I) and (II) we have: $\mathrm{Q}>\mathrm{M}$
Therefore: $Q>\theta$ if $b$ is weakly column-sum dominant.
We arrive to following result which can be considered as a corollary of Sandberg and Wilson 's theorem:

## Result 4

Equation $x=w-B F(x)$ in which $F(x)$ consists of eventually strictly monotone increasing functions mapping from $R^{n}$ into $R^{n}$ possesses at least one solution for every $w \in R^{n}$ if $B$ is a weakly column-sum dominant matrix.

From the above results, we have the following remarks:
1-For nonlinear network with exponential characteristics, then the necessary and sufficient condition above for strictly increasing
nonlinearities can be applied ( result 2). Due to this condition we have : the equation $\mathrm{x}=\mathrm{w}-\mathrm{BF}(\mathrm{x})$ possesses a unique solution if and only if $B$ is in Po and $\operatorname{det}(B) \neq 0$

In a first order circuit, if $\mathrm{B}>0$ then B is in Po ( by using the first property (i) of Po matrix) and therefore there exists a unique solution. As we have mentioned in chapter 2, in practical network, matrix $B$ in our standard equation is a non-negative matrix, this implies that the first order network with exponential charactristics always converges to a stable state ( unique solution)

In a second order circuit,the condition $B \varepsilon P o$ is equivalent to:
$B_{11} \geq 0 \quad$ (a) (usually satisfied)
$B_{22} \geq 0$ (b) (usually satisfied)
And
$\operatorname{Det}(\mathrm{B})>0$ (c)
The above remark can be verified in the next chapter when we make an experiment with a second order circuit consisting of two p-n junctions; a unique steady state is reached whenever conditions (a),(b), and (c) are satisfied.

2-For nonlinear network with polynomial characteristics, in general there is no conclusion about the network solution.Depending on whether or not the polynomial is strictly increasing or eventually strictly increasing, the available theory on nonlinear network analysis may or may not apply.

Although recently many contributions to the issue of existence and uniqueness of nonlinear network solution have brought to a
rather complete theory to take form, there still exists many gaps in theory and points of departure for further extensions. All the studies by far were restricted to a somewhat narrow domain, namely the nonlinear functions which characterize nonlinearities in the network were restricted to either monotone increasing or eventually monotone-increasing functions. Generally applicable criteria for the determination of nonlinear network solution needs further future developments.

## Chapter 6 Experiment and Circuit simulation results

Previous chapters have presented theoretical study of digital implementation from nonlinear analog networks. Based on a new method proposed in [1] by Dr. Frey, any nonlinear analog networks composed of two-terminal nonlinear devices can be implemented by a digital equivalent which preserves all topological properties of the original network. The new digital equivalent network contains a linear subnetwork L which is determined entirely by the original circuit topology and a nonlinear subnetwork N to solve for $\mathrm{F}(\mathrm{x})$ according to equation:
$\mathrm{x}(\mathrm{n})=\mathrm{w}(\mathrm{n})-\mathrm{BF}[\mathbf{x}(\mathrm{n})]$
Where $\mathrm{x}, \mathrm{w}$ are k -vectors with k is the number of nonlinearities in the network. $F(x)$ is a diagonal mapping from $R^{k}$ into $R^{k}$. $w(n)$ is an internal signal and is the input of subnetwork N . $\mathrm{w}(\mathbf{n})$ depends on both circuit topology and nonlinear device characteristics.

Thanks to the simplicity of standard form (6.1), we have shown that a generalized implementation of subnetwork N can be obtained for different nonlinear analog networks. This implementation also provides programmable parameters which permits the user to program subnetwork N to satisfy a specific application. Experimental results and circuit simulation of subnetwork N with its associated equation (6.1) are reported in this chapter.

### 6.1 EXPERIMENTAL RESULTS WITH <br> EXPONENTIAL NONLINEARITIES

Making use of the exponential characteristics of a p-n junction diode, any exponential nonlinearity can be replaced by a standard diode , provided that the gain $B$ in equation (6.1) is programmable.

The current-voltage characteristics of a p-n junction diode is defined by:

$$
\begin{equation*}
\mathrm{I}=\mathrm{f}(\mathrm{x})=\mathrm{I}_{\mathrm{RS}}\left(\mathrm{e}^{\mathrm{x} / \mathrm{Vt}}-1\right) \tag{6.2}
\end{equation*}
$$

Equation (6.2) can be approximated by the perfectly exponential law:
$\mathrm{I}=\mathrm{I}_{R S} \mathrm{e}^{\mathrm{x} / \mathrm{Vt}}$
Where:
I=Diode conduction current
$I_{R S}=$ Reverse bias saturation current
$\mathbf{x}=$ Voltage across the junction
Vt is the thermal voltage, $\mathrm{Vt}=\mathrm{kT} / \mathrm{q}$
In the standard equation

$$
\begin{equation*}
\mathrm{x}(\mathrm{t})=\mathrm{w}(\mathrm{t})-\mathrm{BF}[\mathrm{x}(\mathrm{t})] \tag{6.3}
\end{equation*}
$$

$\mathrm{I}_{\mathrm{RS}}$ can be lumped into the programmable gain B , thus with a fixed diode we can program $B$ to satisfy any exponential nonlinearity characterized by $f(x)=a e^{b x}$

Figure 6.1 shows an experiment circuit to solve a first order equation with exponential characteristics. In figure 6.1, DAC 0800 is a monolithic 8-bit high -speed current-output digital-to-analog converter with typical settling time of 100 nano seconds. It's used here to convert the digital input $w(n)$ into analog input $w(t) . b_{1} b_{2} \ldots b_{8}$


Figure 6.1

First order experiment circuit
represents the binary code of digital signal $w(n)$ that comes from the linear subnetwork $L$ in the associated DSP network. The circuit of figure 6.1 solves the first order equation:

$$
\begin{equation*}
x(t)=R I_{o}-\operatorname{Rf}[x(t)] \tag{6.4}
\end{equation*}
$$

In equation (6.4), $\mathrm{I}_{\mathrm{o}}$ is a funcion of binary code $\mathrm{b}_{\mathrm{i}}$ and reference voltage Vref. We can determine $I_{0}$ from the diagram of DAC 0800 in figure 6.2.

From figure 6.2:

$$
I_{o}=I_{i n} \sum_{i=1}^{8} b_{i} 2^{-i}
$$

From figure 6.1:
$I_{i n}=\frac{V_{r e f}}{R_{r e f}}$
Therefore:

$$
\begin{equation*}
x(t)=\frac{V_{r e f}}{R_{r e f}} R \sum_{i=1}^{8} b_{i} 2^{-i}-R f[x(t)] \tag{6.6}
\end{equation*}
$$

Diode 1 N 4148 was used as an exponential nonlinearity with the characteristics:
$f(x)=I_{R S} e^{x / V t}$
At room temperature $\left(25^{\circ} \mathrm{C}\right)$ :

$$
\begin{equation*}
f(x)=2.8^{*} 10^{-14} e^{39.4 x} \tag{6.7}
\end{equation*}
$$

Table 6.1 lists output $x$ measured from experiment circuit and calculated from equation (6.6) and (6.7) at different binary codes $b_{i}$ 's. These values of output $x$ are plotted in figure 6.3. Figure 6.3 also shows a transient response of output $x$ when a pulse is applied at $b_{1}$,


Figure 6.2

Block diagram of DAC 0800
table6. 1

|  | b1b2...b8 |
| ---: | ---: |
|  |  |
| 1 | 00011111 |
| 2 | 00101111 |
| 3 | 00111111 |
| 4 | 01011111 |
| 5 | 01101111 |
| 6 | 01111111 |
| 7 | 11011111 |
| 8 | 11101111 |
| 9 | 11110011 |
| 10 | 11111111 |

$10(\mathrm{~mA})$

0.256
0.390
0.522
0.786
0.920
1.050
1.846
1.980
2.012
2.120
Measured x
0.111

Calculated $x$
0.169
0.112
0.171
0.225
0.229
$0.337 \quad 0.344$
$0.392 \quad 0.403$
$0.440 \quad 0.459$
$0.577 \quad 0.598$
$0.588 \quad 0.604$
0.589
0.605
$0.597 \quad 0.609$

Table 6.1

Fig.6.3a First order experiment circuit result

$10(\mathrm{~mA})$

$b_{2}$ and $b_{4}$ while other bits remain at logic 1 . The measured settling time $\tau$ for the first order circuit is $0.5 \mu \mathrm{~S}$.

A second order circuit was set up in figure 6.4. Again we used two DAC 0800's and four LF356 op-amp 's. Diode D1 is diode D above, $\mathrm{I}_{\mathrm{RS} 1}=2.8^{*} 10^{-14}$ Amps. D2 is a diode-connected transistor 2 N 3904. The measured reverse saturation current $\mathrm{I}_{\mathrm{RS} 2}$ of diode-connected 2 N 3904 is $1.35 * 10^{-14} \mathrm{Amps}$.

Figure 6.4 corresponds to the second order equation:
$x_{1}=R_{1} I_{01}-\left(R_{1}+R_{21}\right) f_{1}\left(x_{1}\right)-R_{12} f_{2}\left(x_{2}\right)$
$\mathrm{x}_{2}=\mathrm{R}_{2} \mathrm{I}_{\mathrm{o} 2}-\mathrm{R}_{21} \mathrm{f}_{1}\left(\mathrm{x}_{1}\right)-\left(\mathrm{R}_{2}+\mathrm{R}_{12}\right) \mathrm{f}_{2}\left(\mathrm{x}_{2}\right)$
With the component values shown and with:
$\mathrm{f}_{1}\left(\mathrm{x}_{1}\right)=2.8^{*} 10^{-14} \mathrm{e}^{\mathrm{x} 1 / \mathrm{vt}}$
$\mathrm{f}_{2}\left(\mathrm{x}_{2}\right)=1.35^{*} 10^{-14} \mathrm{e}^{\mathrm{x} 2 / \mathrm{Vt}}, 1 / \mathrm{Vt}=39.4$ at $25^{\circ} \mathrm{C}$.
We have:

$$
\begin{align*}
& \mathrm{x}_{1}=10 \mathrm{I}_{\mathrm{o} 1}-0.34^{*} 10^{-9} \mathrm{e}^{39.4 \mathrm{x}_{1}-5.26^{*} 10^{-9} \mathrm{e}^{39.4 \mathrm{x}_{2}}}  \tag{6.8}\\
& \mathrm{x}_{2}=10 \mathrm{I}_{\mathrm{o} 2}-0.062^{*} 10^{-9} \mathrm{e}^{39.4 \mathrm{x}_{1}-5.4^{*} 10^{-9} \mathrm{e}^{39.4 \mathrm{x}_{2}}}  \tag{6.9}\\
& \text { Where } \mathrm{I}_{\mathrm{o} 1} \text { and } \mathrm{I}_{\mathrm{o} 2} \text { are in mA , and : }
\end{align*}
$$

$$
\begin{align*}
& I_{o 1}=\frac{V_{r e f 1}}{R_{r e f 1}} 10^{3} \sum_{i=1}^{8} b_{i} 2^{-i}  \tag{6.10}\\
& I_{o 2}=\frac{V_{r e f 2}}{R_{r e f 2}} 10^{3} \sum_{i=1}^{8} b_{i}^{\prime} i^{-i} \tag{6.11}
\end{align*}
$$

Varying the input codes $b_{i}$ and $b_{i}$ of DAC 1 and DAC 2 and


Figure 6.4
Second order experiment circuit
measure the voltages $\mathrm{x}_{1}$ and $\mathrm{x}_{2}$ across diode D1 and D2 we have the result listed in table 6.2. Input codes $\mathrm{b}_{\mathrm{i}}$ and $\mathrm{b}_{\mathrm{i}}$ are used to compute $\mathrm{I}_{\mathrm{o} 1}$ and $\mathrm{I}_{\mathrm{o} 2}$ according to equations (6.10) and (6.11). Equation (6.8) and (6.9) then are used to compute $x_{1}$ and $x_{2}$. The calculated values of $x_{1}$ and $x_{2}$ are also listed in table 6.2 to compare with the measured values. Figure 6.5 a and 6.5 b show plots of $\mathrm{x}_{1}$ and $\mathrm{x}_{2}$, including both values measured from experiment and calculated from above equations. The plots indicate a good agreement between theoretical study and practical circuit. The degree of good match between the two varies slightly from one point to another; this is due to the bulk resistance of diodes that we ignored in calculation. The transient response of $x_{1}$ and $x_{2}$ are plotted in figure 6.6 when a pulse is applied at bit $b_{1}$ of DAC 1 while other bits remain at logic 1 .

A first order equation and a second order equation with exponential nonlinearities in figure 6.7 a and 6.7 b were also simulated by using Spice program. These circuit employed Op-Amp LF356 with gain-bandwidth product $\mathrm{GBP}=5 \mathrm{MHz}$. In both circuits, $\mathrm{w}(\mathrm{t})$ stands for output of a digital-to-analog converter which converts digital signal $\mathrm{w}(\mathrm{n})$. Diode D infigure 6.7 a was chosen to have a typical reverse bias saturation current $\operatorname{IRS}=5.10^{-13}$ Amps. Diode $D$ was used again in figure 6.7b and was named D1. $\mathrm{I}_{\mathrm{RS} 1}=\mathrm{I}_{\mathrm{RS}}=$ $5.10^{-13}$ Amps. Diode D2 has $\mathrm{I}_{\mathrm{RS} 2}=10^{-12}$ Amps. To get a transient response of the circuit, $\mathrm{w}(\mathrm{t})$ 's are pulses which flip between two levels corresponding to two different states of binary code $\mathbf{w}(\mathbf{n})$.

Figure 6.5a Second order experiment circuit results

table6.2a

| DAC 1 code | DAC 2 code | lo1 $(\mathrm{mA})$ | lo2 $(\mathrm{mA})$ | Measured $\times 1$ | Calculated x1 |
| :--- | :--- | :--- | :--- | :--- | ---: |
|  |  |  |  |  |  |
| 00000011 | 00000011 | 0.025 | 0.012 | 0.233 | 0.250 |
| 00111111 | 00011111 | 0.125 | 0.058 | 0.573 | 0.592 |
| 00111111 | 00111111 | 0.520 | 0.246 | 0.550 | 0.584 |
| 01111111 | 00111111 | 1.050 | 0.246 | 0.600 | 0.602 |
| 01111111 | 01111111 | 1.050 | 0.490 | 0.582 | 0.602 |
| 10001111 | 10001111 | 1.190 | 0.558 | 0.590 | 0.605 |
| 11001111 | 10001111 | 1.720 | 0.558 | 0.620 | 0.621 |
| 11111111 | 01111111 | 2.120 | 0.490 | 0.636 | 0.629 |
| 11111111 | 11111111 | 2.120 | 0.990 | 0.618 | 0.620 |

Figure 6.5a Second order experiment circuit result

Figure 6.5b Second order experiment circuit results

table6.2b
Thu, Apr 26,
DAC 1 code

| DAC 1 code | DAC 2 code |
| :--- | :--- |
| 00000011 | 00000011 |
| 00111111 | 00011111 |
| 00111111 | 00111111 |
| 01111111 | 00111111 |
| 01111111 | 01111111 |
| 10001111 | 10001111 |
| 11001111 | 10001111 |
| 11111111 | 01111111 |
| 11111111 | 11111111 |

$101(\mathrm{~mA})$

0.025
0.125
0.520
1.050
1.050
1.190
1.720
2.120
2.120
$102(\mathrm{~mA})$

0.012
0.058
0.246
0.246
0.490
0.558
0.558
0.490
0.990

Measured $\times 2$
Calculated $x 2$
0.114
0.341
0.484
0.431
0.512
0.516
0.504
0.470
0.539
0.120



Figure 6.6
Transient response of second order circuit

With the component values shown and at the high voltage level $w(t)=1.5$ volts, the steady state solution of the circuit in fingure 6.7 a is:

$$
\begin{aligned}
& x=1 \cdot 5-10^{3} \cdot 5 \cdot 10^{-13} \cdot e^{\mathrm{x} / \mathrm{Vt}} \\
& \mathrm{x}=1 \cdot 5-5 \cdot 10^{-10} \cdot \mathrm{e}^{\mathrm{x} / \mathrm{Vt}}
\end{aligned}
$$

At 300 K degree $1 / \mathrm{Vt}=38.7$ volt $^{-1}$ The solution of this equation is $\mathrm{x}=0.55$ volts, this result agrees with Spice result plotted in figure 6.8. The settling time is in the order of $1 \mu \mathrm{sec}$.

Figure 6.7 b corresponds to the second order equation:
$\mathrm{x} 1(\mathrm{t})=\mathrm{w} 1(\mathrm{t})-\mathrm{B} 11 . \mathrm{f} 1[\mathrm{x} 1(\mathrm{t})]-\mathrm{B} 12 . \mathrm{f} 2[\mathrm{x} 2(\mathrm{t})]$
$\mathrm{x} 2(\mathrm{t})=\mathrm{w} 2(\mathrm{t})-\mathrm{B} 21 . \mathrm{f} 1[\mathrm{x} 1(\mathrm{t})]-\mathrm{B} 22 . \mathrm{f} 2[\mathrm{x} 2(\mathrm{t})]$
Where:
$\mathrm{B} 11=1 \mathrm{~K}+2 \mathrm{~K}=3 \mathrm{~K}$
$\mathrm{B} 22=398 \mathrm{~K}+2 \mathrm{~K}=400 \mathrm{~K}$
$\mathrm{B} 12=(\mathrm{B} 22-\mathrm{R} 2) \cdot \mathrm{R} 1 / \mathrm{R} 1^{\prime}=99.5 \mathrm{~K}$
$\mathrm{B} 21=(\mathrm{B} 11-\mathrm{R} 1) \cdot \mathrm{R} 2 / \mathrm{R} 2^{\prime}=2 \mathrm{~K}$
$\mathrm{fl}(\mathrm{x} 1)=\operatorname{IRS} 1 . \mathrm{e}^{\mathrm{q} \cdot \mathrm{x} 1 / \mathrm{k} \cdot \mathrm{T}}=5 \cdot 10^{-13} \cdot \mathrm{e}^{\mathrm{x} 1 / \mathrm{Vt}}$
$\mathrm{f} 2(\mathrm{x} 2)=\operatorname{IRS} 2 . \mathrm{e}^{\mathrm{q} \cdot \mathrm{x} 2 / \mathrm{k} \cdot \mathrm{T}}=10^{-12} \cdot \mathrm{e}^{\mathrm{x} 2 / \mathrm{Vt}}$
When $\mathrm{w} 1(\mathrm{t})=2$ volts and $\mathrm{w} 2(\mathrm{t})=3$ volts, the steaty state solution:
$\mathrm{x} 1=2-1.5 * 10^{-9 *} \mathrm{e}^{\mathrm{x} 1 / \mathrm{Vt}}-99.5^{*} 10^{-9 *} \mathrm{e}^{\mathrm{x} 2 / \mathrm{Vt}}$
$x 2=3-10^{-9 *} e^{x 1 / V t}-4 * 10^{-7 *} e^{x 2 / V t}$
These two equations give $\mathrm{x} 1=0.525$ volts and $\mathrm{x} 2=0.398$ volts.
The same results were obtained by Spice in figure 6.9. Figure
6.9a plots the input voltages $\mathrm{w} 1(\mathrm{t}), \mathrm{w} 2(\mathrm{t})$ and figure 6.9 b plots

figure6.7b
Second order exponential circuit- Spice simulation

FIRGT ORDER EOUATON WIT- EXCGENTIAL HARGCERISTICS-SPIGE RESUT Date/Time run: $04 / 13 / 90$ 01.05.32 Temperature 27.0


Figure 6.8
Exponential first order circuit-Spice result


Figure 6.9

Exponential second order circuit-Spice result
the output voltages x 1 and x 2 across diodes D 1 and D 2 respectively.

### 6.2 CIRCUIT SIMULATION RESULTS WITH SQUARE LAW NONLINEAR CHARACTERISTICS

### 6.2.1 First order circuit

A first order circuit with square law characteristics is depicted in figure 6.10.

In figure 6.10, the square law function $f(x)$ was designed to operate in an input voltage range from -10 volts to +10 volts and a maximum output current 1 mA . The square law circuit and its output were plotted in figure 6.11.

Applying the results of chapter 4 to the circuit of figure 6.11a, we have:

$$
I_{\text {outmax }}=\frac{2 I}{n}
$$

Where n is the highest order power in the circuit, $\mathrm{n}=2$

$$
I_{\text {outmax }}=\frac{2 I}{I}=I
$$

Therefore the tail current $\mathrm{I}=\mathrm{I}_{\text {outmax }}=1 \mathrm{~mA}$
Maximum output voltage:
$x_{\text {max }}=R_{G} I$
Gain resistor
$R_{G}=\frac{x_{\text {max }}}{I}$
$R_{G}=\frac{10 \mathrm{volts}}{1 \mathrm{~mA}}=10 \mathrm{Kohm}$
With these values of tail current $I$ and gain resistor $R_{G}$, from


Figure 6.10

First order circuit with square law characteristics


Figure 6.11b

$$
f(x)=10 x^{-5} 2
$$



Figure 6.11a
Designed circuit to generate $f(x)=a x^{2}$
equation (4.15) in chapter 4, we have:

$$
\begin{aligned}
& I_{o u t}=f(x)=\frac{2 x^{2}}{2\left(R_{G}\right)^{2} I} \\
& I_{o u t}=f(x)=10^{-5} x^{2} \quad(\mathrm{Amps})
\end{aligned}
$$

The first order equation associates with circuit in figure 6.10:
$\mathrm{x}=\mathrm{w}(\mathrm{t})-\operatorname{Rf}(\mathrm{x})$
When input $\mathrm{w}(\mathrm{t})$ is at high logic level state, $\mathrm{w}(\mathrm{t})=5$ volts, output $x$ is the solution of equation:

$$
\begin{aligned}
& x=5-10^{*} 10^{3 *} 10^{-5 *} x^{2} \\
& x=5-0.1 x^{2}
\end{aligned}
$$

A positive root of this equation solved by hand is 3.66 volts, this result agrees with Spice result shown in figure 6.12. Settling time $\tau$ $=1 \mu \mathrm{sec}$.

### 6.2.2 Second order circuit

In this case:

$$
\begin{aligned}
& \mathrm{x} 1=\mathrm{w}_{1}-\mathrm{R}_{11} \mathrm{a}_{1} \mathrm{x} 1^{2}-R_{12} \mathrm{a}_{2} \times 2^{2} \\
& \mathrm{x} 2=\mathrm{w}_{2}-\mathrm{R}_{21} \mathrm{a}_{1} \times 1^{2}-R_{22} \mathrm{a}_{2} \times 2^{2}
\end{aligned}
$$

Using the results of chapter 4 for two-port $f(x)$, we designed a second order circuit in figure 6.13. Two square law functions $\mathrm{fl}(\mathrm{x} 1)$ and $\mathrm{f} 2(\mathrm{x} 2)$ were designed in the same manner with the above function $f(x)$.

$$
\begin{aligned}
& \mathrm{f} 1(\mathrm{x} 1)=\mathrm{a}_{1} \mathrm{x} 1^{2}=2^{*} 10^{-5} \mathrm{x} 1^{2} \\
& \mathrm{f} 2(\mathrm{x} 2)=\mathrm{a}_{2} \mathrm{x} 2^{2}=10^{-5} \mathrm{x} 2^{2}
\end{aligned}
$$

With the component values shown, we have the second order equation associate with circuit of figure 6.13:

FIFST OROE EQGTION WITH SOUAFE LAW NON IMEARITY


Figure 6.12

Square law first order circuit simulation result

figure 6.13
Second order circuit with square law characteristics
secono orded eduation with gouhre law hon imenrities


Figure 6.14

Square law second order circuit simulation result

$$
\begin{aligned}
& x 1=3-0.1 \times 1^{2}-6.6^{*} 10^{-2} \mathrm{x} 2^{2} \\
& x 2=4-13.6^{*} 10^{-2} \times 1^{2}-5^{*} 10^{-2} \mathrm{x} 2^{2}
\end{aligned}
$$

Solved by hand, these two equations give positive roots at $\mathrm{x} 1=2$ volts and $x 2=3$ volts. The same results were obtained by Spice in figure 6.14

### 6.3 POLYNOMIAL MODULE AND SIMULATION RESULTS

Based on circuit topology suggested in chapter 4, a third order polynomial module was designed and simulated.

The following design equations are rewritten from chapter 4:
Maximum input voltage $\mathrm{x}_{\text {max }}=\mathrm{IR}_{\mathrm{G}}$
Maximum output current $I_{\text {outmax }}=2 I / n$
The module was designed with $\mathrm{x}_{\max }=10$ volts and $\mathrm{I}_{\text {outmax }}=$ 2.7 mA . In a third order polynomial, n=3. From above equations we have $\mathrm{I}=4 \mathrm{~mA}$ and $\mathrm{R}_{\mathrm{G}}=2.5 \mathrm{Ko}$

The third order polynomial module with designed components is shown in figure 6.15.

The "tail" current I

$$
I=\frac{V_{E E}-V_{D}}{R_{C}}
$$

Resistor $\mathrm{R}_{\mathrm{C}}$ of current source


Figure 6.15
Polynomial Module simulation

$$
\begin{aligned}
& R_{C}=\frac{V_{E E}-V_{D}}{I} \\
& R_{C}=\frac{15-0.7}{4 m A}=3.57 \mathrm{Kohm}
\end{aligned}
$$

Three Wilson current mirrors consist of M1,M2 and M3 were designed to avoid the off-set output current when input voltage $\mathrm{x}=0$

Applying equation (4.14) and (4.15) of chapter 4,

$$
\begin{gathered}
\mathrm{f}_{\mathbf{k}}(\mathrm{x})=\mathrm{a}_{\mathbf{k}} \mathrm{x}^{\mathrm{k}} \\
a_{k}=\frac{2}{n\left(R_{G}\right)^{k r^{k-1}}}
\end{gathered}
$$

With $\mathrm{n}=3 \mathrm{R}_{\mathrm{G}}=2.5 \mathrm{Ko}, \mathrm{I}=4 \mathrm{~mA}$ we have:

$$
\begin{aligned}
& a_{1}=\frac{2}{3 \times 2.5 \times 10^{3}}=2.7 \times 10^{-4} \\
& a_{2}=\frac{2}{3\left(2.5 \times 10^{3}\right)^{2} 4 \times 10^{-3}}=2.66 \times 10^{-5} \\
& a_{3}=\frac{2}{3\left(2.5 \times 120^{3}\right)^{3}\left(4 \times 10^{-3}\right)^{2}}=0.3 \times 10^{-5}
\end{aligned}
$$

Thus three outputs of the module are:

$$
\begin{aligned}
& \mathrm{f}_{1}(\mathrm{x})=\mathrm{a}_{1} \mathrm{x}=27^{*} 10^{-5} \mathrm{x} \quad \text { (Amps) (i) } \\
& \mathrm{f}_{2}(\mathrm{x})=\mathrm{a}_{2} \mathrm{x}^{2}=2.66^{*} 10^{-5} \mathrm{x}^{2} \quad \text { (Amps) (ii) } \\
& \mathrm{f}_{3}(\mathrm{x})=\mathrm{a}_{3} \mathrm{x}^{3}=0.3^{*} 10^{-5} \mathrm{x}^{3} \quad \text { (Amps) (iii) }
\end{aligned}
$$

The polynomial output is the summation:

$$
f(x)=\sum_{i=1}^{3} a_{i} f_{i}(x)
$$

Figure 6.16,6.17, and 6.18 show three outputs $f_{1}(x), f_{2}(x)$, and $f_{3}(x)$ of the module. The curves with solid dot are ideal curve corresponding to three functions (i), (ii), and (iii). With high $\beta$

FOLMMMALCROIT


Figure 6.16

Polynomial circuit simulation result

POMWMIAL CIRCUIT


Figure 6.17

Polynomial circuit simulation result

FOL WOMAL CIFCJT


Figure 6.18

Polynomial circuit simulation result
transistors, we can achieve very accurate polynomial function at the output of our module.

### 6.4 POLYNOMIAL WITH PROGRAMIMABLE COEFFICIENTS

Virtually, every differentiable function can be replaced by an equivalent polynomial. A polynomial module can be used to simulate all nonlinear devices if its coefficients are programmable. In chapter 4 we have shown how we can use a current programming circuit to program the coefficients of the module. This section reports circuit simulation results of programmable polynomial module (PPM)

A typical circuit of a PPM is shown in figure 6.19. In figure 6.19, the current programming circuit is bassically a current amplifier with the current gain $\mathbf{k}$ is controlled by a programming code $b_{i}$. The square law circuit is the same circuit in previous section. At the output of current programming circuit we have a square law function $f(x)=k a x^{2}$, where $k$ is a function of binary code $b_{i}$ and varies between -1 and +1 . By varying binary code $b_{i}$ we can change the coefficient of second order term ; other terms in the polynomial can be changed by the same manner.

The current programming circuit was designed in figure 6.20. It contains a multiplying R-2R ladder providing binary multiplier; the remaining circuit provide switch implementation. Transistors Q1- Q7 are current sources supplying steering-current to BJT


Figure 6.19

Programmable Polynomial circuit


Figure 6.20
Current programming circuit


Figure 6.21
Polynomial coefficients programming


VIN

Figure 6.22
Polynomial coefficients programming
switches. Being biased in non-saturating steering-current mode, these BJT switches work very rapidly.

The current output $\mathrm{f}(\mathrm{x})$ of figure 6.19 was programmed by two different programming codes: $\mathrm{b}_{\text {sign }} \mathrm{b}_{1} \mathrm{~b}_{2} \mathrm{~b}_{3} \mathrm{~b}_{4}=00111$ and $\mathrm{B}_{\text {sign }} \mathrm{b}_{1} \mathrm{~b}_{2} \mathrm{~b}_{3} \mathrm{~b}_{4}=10111$. Two correspondent outputs $\mathrm{f}(\mathrm{x})$ are plotted in figure 6.21 and 6.22 together with the initial output of the square law circuit. This simulation results show that by using current programming circuits we can program all coefficients of the polynomial module.

## Chapter 7 Summary and conclusion

In the past few decades the understanding of nonlinear networks has become more advanced and their application are beginning to be appreciated. As a result of increasing applications, nonlinear network has found itself particularly interested in digital signal processing area. Nonlinear discrete-time signal processing techniques are being promoted by some fields of application. A notable example is in the area of telecommunication where nonlinear discrete-time signal processing techniques, microelectronic technology and fiber optic transmission combine to change the nature of communication system in truly revolutionary ways. A similar impact can be expected in many other areas of technology. Unfortunately, so far there is no available technique to implement a digital equivalent network from its nonlinear analog counterpart. Such a technique is obviously desired and could change the whole picture of nonlinear discrete-time signal processing area.

Recently it has been shown by professor Frey in several papers of his work [1] [8] that by using a new modeling technique we can define an associated linear network from any nonlinear analog structure containing two terminal nonlinear devices. This associated network allows the determination of equations in the standard form:

$$
\begin{equation*}
x=A u+B F(x) \tag{7.1}
\end{equation*}
$$

Where $x$ is an $n$-vector composed of tree branch voltages and link currents, and is controlling variable of nonlinear devices; $n$ equals
the number of nonlinearities in the network. A and B are linear operators determined by network topology, and $\mathrm{F}(\mathrm{x})$ is a diagonal mapping from $R^{n}$ into $R^{n}$.

The standard form of equation (7.1) is of fundamental importance, it gives a good deal of insight to the nature of network structure and stability, it is the key to solve for any variable in the original network; and more importantly, it is the key to implement a digital equivalent one.

The digital equivalent network which is studied in this thesis comprises of linear systems characterized by impulse responses $a(n)$ and $b(n)$ and a solve-for- $F(x)$ subnetwork $N . a(n)$ and $b(n)$ can be immediately defined once we obtain the associated network by replacing all nonlinear devices by their models. The probem of deriving the digital equivalent network now reduces to the problem of implementation for the subnetwork N . We have shown that this subnetwork N receives an internal signal w(n)

$$
\begin{equation*}
w(n)=\sum_{k=0}^{n} a(n-k) u(k)+\sum_{k=0}^{n-1} b(n-k) F[x(k)] \tag{7.2}
\end{equation*}
$$

where $u(n)$ is the input vector of the original network;
And solves for $F[x(n)]$ according to equation: $\mathrm{x}(\mathrm{n})=\mathrm{w}(\mathbf{n})+\mathrm{b}(0) \mathrm{F}[\mathrm{x}(\mathrm{n})]$ Which can be put in a general form:
$\mathrm{x}(\mathrm{n})=\mathrm{w}(\mathrm{n})-\mathrm{BF}[\mathrm{x}(\mathrm{n})]$
Thanks to the generality of equation (7.3) we have constructed a standard subnetwork N to operate in the equivalent DSP network. The designed subnetwork N provides means to adjust $\mathrm{w}(\mathbf{n})$ and B
depending on the particular application and nonlinear devices. We have shown alternative configurations for one-port $\mathrm{F}[\mathrm{x}]$ and two-port $F[x]$ in first order circuit, second order circuit, and in general, $n^{\text {th }}$ order circuit. Nonlinear elements with exponential and polynomial characteristics have been specially studied. Its these two nonlinear characteristics which we believe encountered very often in practical applications and hence deserved a detail study. Experiments were built to verify theoretical results for exponential nonlinear elements. The experimental results well agreed with that predicted by theory. With polynomial nonlinear characteristics where the circuit is fairly complex, we used Spice simulation to verify theoretical results.

We have also designed a Programmable Polynomial Module (PPM) which is used as an unit in the standard subnetwork N to implement an arbitrary nonlinear characteristics. Due to the simplicity of its circuit topology, a PPM can be well fabricated using bipolar microelectronic technology.

A part of this work was devoted to the study of existence and uniqueness of solution for equation (7.3). We have studied in which conditions of original network topology and of nonlinear mapping $F[$.] that equation (7.3) possesses solutions and moreover possesses a unique solution. Once a unique solution of equation (7.3) is established then we might construct a digital equivalent network associated with the original analog counterpart with the method proposed in this study. It's in light of work reported by professor Frey in [1] that a general technique for digital implenentation from
nonlinear analog networks may ever be established. Such a great technique will certainly make significant contribution to the development of digital signal processing area, and of course involves in more other issues besides that have been addressed in this study. Bacically, on the concept of the standard subnetwork $N$ and its related unit to simulate any practical nonlinear characteristics, we believe that a generalized DSP chip can be fabricated for use in nonlinear network application.

## reference

[1]-Frey, D., private correspondance. CSEE Department, Lehigh University
[2]-Newcomb, R., "The semistate description of nonlinear timevariable circuits." IEEE circuits and system ,Jan. 81, pp 62-71.
[3]-Kiyotaka et al, "Solving nonlinear resistive networks by a homotopy method using a rectangular subdivision" IEEE ISCAS'88. pp 1225-28
[4]-Burkhardt, H ., "On nonlinear methods in image processing and pattern recognition " IEEE ISCAS'88, pp 953-55
[5]-McCannon et al, "On the design of nonlinear discrete-time predictors" IEEE trans. information theory, Mar. 82, pp 366-71
[6]-Casar-Corredera et al, "Some simple nonlinear prediction schemes" Proceeding of digital signal processing-84, pp 348-52
[7]-Can, S., "Transfer functions for nonlinear systems via Fourier-Borel transforms" IEEE ISCAS'88, pp 2445-2452
[8]-Frey, D., "A simple generalized modeling technique for nonlinear networks" IEEE ISCAS'84, pp 343-47
[9]-Sandberg,I.W. and A. N. Wilson Jr., "Existence and uniqueness of solution of nonlinear DC networks" SIAM $\mathbf{j}$. appl. math., Mar. 72, pp 173-86
[10]-Frey, D. and O. Norman, "An integral equation approach to the periodic steady-state problem in nonlinear circuits" CSEE Department, Lehigh University
[11]-Gilbert, B., "A precise four-quadrant multiplier with subnanosecond response" IEEE j. solid-state circuits, Dec. 68, pp 365-73
[12]-Duffin, R. J., "Nonlinear network " Bull. Amer. Math. Soc., vol. 53, Oct. 47, pp 10-47
[13]-Desoer, C. A. and J. Katzenelson, "Nonlinear RLC networks" Bell syst. Tech. j., vol. 44, Jan. 65, pp 161-98
[14]-Desoer, C. A. and F. F. Wu, "Nonlinear monotone networks" SIAM j. appl. math., vol. 26, Mar. 74, pp 315-33
[15]-Sandberg, I. W., "Necessary and sufficient conditions for the global invertibility of certain nonlinear operators that arise in the analysis of networks" IEEE trans. circuit theory., vol. 18 ,Mar. 71, pp 260-63
[16]-Wilson, A. N. Jr, "On the solution of equations for nonlinear resistive networks" Bell syst. tech. j., vol. 47 Oct. 68, pp 1755-73
[17]-Sandberg, I. W. and A.N. Wilson Jr., "Some networktheoretic properties of nonlinear DC transistor networks" Bell Syst. tech. J., vol.48, May-June 69 ,pp 1293-311

## vita

Trang D. Nguyen was born in 1957. He earned a B.S. degree in Electrical Engineering from Phutho University in Vietnam. He has attended Lehigh University for a M.S. degree in Electrical Engineering since January 1989. His interest field of study is in circuit design and signal processing area.

