## Lehigh University Lehigh Preserve

Theses and Dissertations

1-1-1983

# Characterization of the anomalous diffusion effect: Emitter push-out for a N-P-N transistor.

Richard J. Chin

Follow this and additional works at: http://preserve.lehigh.edu/etd Part of the <u>Electrical and Computer Engineering Commons</u>

### **Recommended** Citation

Chin, Richard J., "Characterization of the anomalous diffusion effect: Emitter push-out for a N-P-N transistor." (1983). *Theses and Dissertations*. Paper 2449.

This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.

CHARACTERIZATION OF THE ANOMALOUS DIFFUSION EFFECT: EMITTER PUSH-OUT FOR A N-P-N TRANSISTOR

by

Richard J. Chin

A Thesis

Presented to the Graduate Committee of Lehigh University in Candidacy for the Degree of Master of Science in

Electrical Engineering

Lehigh University 1982

#### ProQuest Number: EP76726

All rights reserved

INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.



#### ProQuest EP76726

Published by ProQuest LLC (2015). Copyright of the Dissertation is held by the Author.

All rights reserved. This work is protected against unauthorized copying under Title 17, United States Code Microform Edition © ProQuest LLC.

> ProQuest LLC. 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, MI 48106 - 1346

This thesis is accepted and approved in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering.

19/82

(date)

Professor in Charge

Chairman of Department

#### ACKNOWLEDGMENTS

The writer would like to express his appreciation to the following people for their contributions to this work:

J.H. Hosford, Western Electric, Allentown

R.J. Jaccodine, Lehigh University

F.J. Koons, Western Electric, Allentown

P.H. Langer, Bell Telephone Laboratories, Allentown

B.L. Morris, Bell Telephone Laboratories, Allentown

W.A. Possanza, Western Electric, Allentown

S.P. Weeks, Bell Telephone Laboratories, Allentown

## TABLE OF CONTENTS

Page
Title Pagei
Certificate of Approvalii
Acknowledgmentsiii
Table of Contentsiv
List of Figuresvi
List of Tablesx
Abstract
1. Introduction
2. Background
3. Occurrence of Emitter Push-Out
4. Experimental Methods10
- 4.1. Description of the Standard Buried
Collector NPN Transistor
4.2. Boron Base Diffusion
A 3 Phosphorus Emitter Diffusion
4.5. Thospholus Emilier Diffusion
4.4. Interference Fringes Method
4.5. Spreading Resistance Technique
4.6. Transistor Breakdown Voltages
4.6.1. $\beta V_{ces}$ 14
4.6.2. βV14 ceo
4.7. Transistor Gain15

-iv-

	4.7.1. Forward Gain15
	4.7.2. Reverse Gain15
!	5. Analysis of Physical Data16
	5.1. Push-Out vs Emitter Diffusion Time17
	5.2. Push-Out vs Non-Pushed-Out Base Depth18
	5.3. Base Width vs Emitter Diffusion Time18
,	5.4. Push-Out vs Base Width19
	5.5. Base Width W2 vs Base Width W120
ſ	6. Analysis of Electrical Data
	6.1. Forward Gain vs Emitter Diffusion Time21
	6.2. Reverse Gain vs Emitter Diffusion Time21
	6.3. $\beta V_{ces}$ vs Emitter Diffusion Time21
	6.4. βV vs Emitter Diffusion Time22
	6.5. Forward Gain vs 1/ (Base Width)22
	7. Results and Conclusions
;	8. Tables
	9. Figures
	10. References
	ll. Vita

.

•

#### LIST OF FIGURES

- Figure 1 Typical Structure after Bevelling and Staining
- Figure 2 Typical Fabrication Sequence for a N-P-N Planar Transistor
- Figure 3 Transistor Formation by Diffusion
- Figure 4 Emitter Push-Out in an N-F-N Transistor
- Figure 5 Standard Buried Collector N-P-N Transistor
- Figure 6 Bevelled and Stained Sample, Interference Fringes Method
- Figure 7 Cross Section of the Diffusion Profile of an N-P-N Transistor
- Figure 8 Diffusion Profile of an N-P-N Transistor Generated by the Spreading Resistance Technique
- Figure 9 Comparison of the Interference Fringes Method against the Spreading Resistance Technique
- Figure 10- Same as figure 9
- Figure 11-  $\beta V_{ces}$  Breakdown Voltage
- Figure 12-  $\beta V_{COO}$  Breakdown Voltage

-vi-

Figure 13- Forward Gain

Figure 14- Reverse Gain

- Figure 15- Description of Physical Variables
- Figure 16- Description of Push-Thru
- Figure 17- Push-Out vs Emitter Diffusion Time for group 1
- Figure 18- Push-Cut vs Emitter Diffusion Time for group 2
- Figure 19- Comparison of theoretical curves against experimental data for Push-Out vs Emitter Diffusion Time
- Figure 20- Push-Out vs Non-Pushed-Out Base Depth for group 1
- Figure 21- Fush-Out vs Non-Pushed-Out Base Depth for group 2
- Figure 22- Comparison of theoretical curves against experimental data for Push-Out vs Non-Pushed-Out Ease Depth
- Figure 23- Base Width Wl vs Emitter Diffusion Time for group 1
- Figure 24- Base Width W2 vs Emitter Diffusion Time for group 1
- Figure 25- Base Width Wl vs Emitter Diffsuion Time

-vii-

#### for group 2

Figure 26- Base Width W2 vs Emitter Diffusion Time for group 2

Figure 27- Push-Out vs Base Width Wl for group 1

- Figure 28- Push-Out vs Base Width W2 for group 1
- Figure 29- Push-Out vs Base Width Wl for group 2
- Figure 30- Push-out vs Base width W2 for group 2
- Figure 31- Base Width W2 vs Base Width W1 for group 1
- Figure 32- Base Width W2 vs Base Width W1 for group 2
- Figure 33- Forward Gain vs Emitter Diffusion Time for group 1
- Figure 34- Forward Gain vs Emitter Diffusion Time for group 2
- Figure 35- Reverse Gain vs Emitter Diffusion Time for group 1
- Figure 36- βV Breakdown Voltage vs Emitter Ces Diffusion Time for group 1
- Figure 37-  $\beta V$  Breakdown Voltage vs Emitter Diffusion Time for group 2
- Figure 38-  $\beta V_{CeO}$  Breakdown Voltage vs Emitter Diffusion Time for group 1

-viii-

- Figure 39- BV Breakdown Voltage vs Emitter Diffusion Time for group 2
- Figure 40- Forward Gain vs 1/(Base Width Wl) for group 1
- Figure 41- Forward Gain vs 1/(Base Width W2) for group 1
- Figure 42- Forward Gain vs 1/(Base Width W1) for group 2
- Figure 43- Forward Gain vs 1/(Base Width W2) for group 2
- Figure 44- Change in Base Area with increasing Emitter Depth

#### LIST OF TABLES

Table 1- Typical Design Parameters for Integrated Circuit Transistors

Table 2- Interference Fringes Data

Table 3- Spreading Resistance Data

Table 4- Transistor Data

Table 5- Base Width Data

#### ABSTRACT

The effects of the diffusion anomaly emitter push-out on the physical and electrical parameters of a n-p-n transistor structure has been investigated. The standard buried collector n-p-n transistor structure, which is simply a double diffused epitaxial process with a buried layer was used. The process steps of concern here consisted of a phosphorus diffused emitter and a boron diffused base.

Two groups were processed, with one group having shallow base depths and "push-thru" which occurs when the emitter depth becomes greater than the base depth. The other group had deeper base depths and longer emitter diffusion times, but no occurrence of push-thru. Fush-out was observed in both groups and found to be greatly influenced by emitter depth, emitter diffusion time, and base Emitter push-out altered depth. also the transistor structure that the electrical so parameters could be influenced by two distinct base widths, W1 and W2. W1 is the base width under the base while W2 is at the curved part of the periphery. This study found the dominant base width affecting the electrical paramters to be W2, after push-thru. 1. INTRODUCTION [1]

The semiconductor industry makes extensive use of the diffusion phenomenon (developed by Dr. Adolf Fick in 1855) as a basic fabrication step in the manufacture of electronic semiconductor devices.

Fick, in order to explain the movement of salts in solution through porous membranes, developed the famous diffusion laws which bear his name, i.e.

(1)  $J = -D (\partial c / \partial x)$ 

(2)  $\partial c / \partial t = D (\partial^2 c / \partial^2 x)$ 

These equations lack precision because the diffusion coefficient D is assumed constant whereas in reality it could be a function of the extensive properties of the substances involved, such as impurity concentration. The correct equation in this case is:

(3)  $\partial c / \partial t = (\partial / \partial x) [D(c) (\partial c / \partial x)]$ 

Initial studies were of gases and liquids because the distances involved were greater than in solids, hence easier to measure. Metals which were next to be studied proved to be very complex.

- 3 -

On a microscopic scale metals are composed of grains of a uniform crystalline structure randomly orientated with respect to each other. Therefore diffusion occurs both within a grain and along the grain boundaries.

More recently, diffusion in semiconductor single crystals have been investigated. Studies have been made of diffusion not only in germanium and silicon, but also in III-V compounds such as gallium arsenide. Because of its prevalence, silicon is the focus of most of the diffusion studies in semiconductors.

The first order diffusion theory developed by Fick provided an adequate foundation for processing of the first semiconductor devices but devices became smaller a need arose for as understanding the second order effects. Apart from those caused by incorrectly defined boundary conditions, the observed departures from first order theory have been attributed to a variety of interactions of diffusing species with silicon lattice defects or with other impurities. These second order effects are referred to as anomalies

- 4 -

because they were not well understood.

This thesis concerns itself with one of these anomalies, called emitter push, push-out or emitter dip. Emitter push-out occurs during the fabrication of diffused transistors. An n-p-n diffused transistor is made by first diffusing boron, an p-type dopant, into an n-type silicon wafer in selected areas to form the base layer. Phosphorus is diffused into an area within the base region to form an n-type emitter region. The emitter push-out effect, shown in figure 1, is an enhancement of the boron layer under the This effect is phosphorus diffused layer. significant in the fabrication of semiconductor devices because of the impact on the electrical characteristics of the individual devices.

A study has been made here in which emitter push-out is correlated to certain transistor characteristics, such as transistor gain and breakdown voltages.

- 5 -

2. BACKGROUND ([2],[3])

Fabrication of a typical transistor starts with a flat polished slice of n-type silicon. Figure 2, a sequence followed when fabricating a shows simple n-p-n bipolar transistor. An oxide masking layer is first grown on the wafer. Windows are then opened in the oxide by a photolithographic process to allow the diffusion of a p-type dopant into the n-type substrate in the opened areas. In those areas a reversal of conductivity type occurs by a process known as compensation doping. [4] Another oxide layer is grown and smaller windows are opened, followed by the diffusion of an n-type dopant. The p-type region forms the base of the transistor, the n-type substrate the collector and the n-type diffused region the emitter. Figure 3, depicts the concentration profiles which ideally result from such a process. This process produces higher impurity concentration in the emitter а than in the base.

One of the problems inherent in controlling a double diffused process is that every subsequent heat treatment causes further diffusion of the

- 6 -

dopant introduced during the previous stage. This contamination, introduction can cause of dislocations and other defects which can have spurious effects on lifetime and other device parameters. One common effect of this fundamental limitation is "emitter push-out". It is the enhanced penetration of the base junction directly below the emitter diffusion, as shown in figure 4. Emitter push-out has been categorized as an anomalous diffusion effect due to its nonadherence to simple solutions of Fick's laws.

- 7 -

3. OCCURRENCE OF EMITTER PUSH-OUT [5]

It is now generally accepted by persons in this field (Fair [6], et al), that the diffusion of particular dopants, such as phosphorus into silcon from a high surface concentration is accompanied by an injection or generation of point defects which causes an enhancement in the diffusion of background dopants. [7]

Point defects can be generated by moving dislocations. When the phosphorus concentration is sufficently high, the size mismatch of the phosphorus and silicon can produce stresses which the elastic limit exceed resulting in dislocations. The simplest point defects are vacancies and interstitial atoms, both of which have been proposed as mechanisms for diffusion. [8]

Consequently, conditions which increase the number of dislocations and/or point defects in local areas will also locally enhance diffusion. This results, for example in "emitter push-out". The magnitude of push-out has been strongly correlated to the phosphorus surface

- 8 -

concentration, the phosphorus diffusion time and the boron diffusion depth. [9] This thesis will attempt to substantiate these claims and test some aspects of Lee's [10] theory with the direct measurement of emitter push-out and the analysis of transistor parametric data. It is also aimed at establishing other correlations between push-out and transistor parameters. In addition, it will explore the effective base width in a pushed-out structure, ie. Is the dominant base width under the base or at the curved part of the periphery?

#### 4. EXPERIMENTAL METHODS

# 4.1. DESCRIPTION OF THE STANDARD BURIED COLLECTOR NPN TRANSISTOR

The transistor studied in this thesis uses the standard buried collector structure. It is the oldest of the bipolar technologies. Thru the years it has evolved into a versatile structure which can be used for many typical logic circuit configurations.

In figure 5A, we have the circuit symbol for an NPN transistor. Figure 5B, shows a top view of the standard buried collector n-p-n vertical transistor and the appropriate places for the collector, base and emitter transistor terminals. Below that, figure 5C gives a cut away view of the transistor with the numbered areas described as follows:

1- p+ isolation ring (boron)

2- n+ buried layer collector contact (antimony)

3- n+ contact for buried layer (phosphorus)

4-p base (boron)

5- n+ emitter (phosphorus)

6- n epitaxial layer (phoshorous)

- 10 -

# 7- p- <lll> oriented silicon substrate doped with boron

Typical design parameters for integrated circuit transistors are shown in table 1.

Since this study concerns itself with emitter push-out, only the base and emitter diffusions will be described in detail here.

#### 4.2. BORON BASE DIFFUSION

The boron base diffusion was done in two steps. A deposition to provide a limited source of diffusant was implemented first and then a drivein to increase the base depth. The deposition for group 1 was carried out at 905\*C for 50 minutes. For group 2, the deposition temperature was 880\*C for 45 minutes. The source was liquid boron tribromide maintained at 30\*C. The furnace gas consisted of nitrogen as the carrier with 1.0% of oxygen in the total flow.

The base drive-in was carried out at 1100\*C in a nitrogen environment with 1.0% oxygen. Sample 1 was driven-in for 80 minutes while group 2 had 88 minutes.

4.3. PHOSPHORUS EMITTER DIFFUSION

- 11 - 1

The phosphorus emitter diffusion was done at 950\*C, with 10% oxygen in a nitrogen ambient. The source was liquid phosphorus tribromide kept at 35\*C. Both groups 1 and 2 had varied diffusion times of (55 + t) minutes.

#### 4.4. INTERFERNCE FRINGES METHOD

Diffusion depths were measured by using interference fringes. A sodium light source was used on half degree bevelled samples which were stained with hydrofluoric acid. Α full explanation of the interference fringes method can be found in Lee [11]. For ease in bevelling and measurement, larger areas were used where the base and emitter diffusions were done. A bevelled and stained sample is shown in the photographs of figures 6A and 6B. The same sample is shown in figure 6C with the interference fringes.

4.5. SPREADING RESISTANCE TECHNIQUE

The spreading resistance technique determines the doping profile of a multilayer integrated circuit from the surface thru the p-n junctions and thru to the substrate. Resistance values were obtained by a two probe spreading resistance

- 12 -

then converted to a concentration method and profile by a computer program. Refer to Maes [12] for а description of the spreading resistance technique. A cross section of the diffusion profile of a typical standard buried collector np-n transistor is illustrated in figure 7. Figure 8 shows the resulting diffusion profile generated by the spreading resistance method, with a ASR-100 Spreading Resistance Probe System, using 5 micron steps. This sample is the same one that was used for the interference measurement in figure 6.

The emitter surface concentration, emitter pushed-out base depth can be extracted depth and from the spreading resistance concentration profile plot. The graphs of figures 9 and 10 compare the emitter depths and pushed-out base depths measured by the interference fringe method with those obtained by the spreading resistance method. The two methods tracked very favorably as can be seen from the graphs, proving that the data accurate for these measurements. Data for the is non pushed-out base depth was only obtainable from interference fringe method, because the area the

- 13 -

of the non-pushed-out base was too small for a spreading resistance measurement to be taken. So for consistency only data from the interference fringe method will be used for the emitter, nonpushed-out base, and pushed-out base depths. 4.6. TRANSISTOR BREAKDOWN VOLTAGES

A breakdown voltage is defined as the maximum voltage that can be applied to a junction before the current increases very rapidly as an additional increment of voltage is applied. The collector emitter breakdown voltage is of interest in this study because it is an important electrical parameter.

4.6.1. βV<sub>ces</sub>

The collector emitter breakdown voltage with the base shorted to the emitter (  $\beta V_{ces}$ ) was measured by putting a 10ua source across the collector and emitter terminals and using a digital voltmeter (DVM) as shown in figure 11. [13]

4.6.2. βV ceo

The collector emitter breakdown voltage with the base open ( $\beta V_{CEO}$ ) was measured in a similar

- 14 -

fashion as the  $\beta V$  and is depicted in figure 12. [14]

4.7. TRANSISTOR GAIN

4.7.1. FORWARD GAIN

The forward gain can be calculated by dividing a known emitter current by a measured base current,

(4)  $\beta_{f} = I_{e}/I_{b}$ 

A 100ua current source is put across the collector and emitter terminals, and a precision ammeter (PAM) is is used to measure the base current as shown in figure 13. [15]

4.7.2. REVERSE GAIN

The reverse gain can be calculated by dividing a known collector current by a measured base current,

(5)  $\beta_{\vec{r}} = I / I_b$ 

This is the same procedure as for the forward gain with the differences shown in figure 14. [16]

- 15 -

#### 5. ANALYSIS OF PHYSICAL DATA

This chapter focuses on the variance of in process parameters such as emitter diffusion time, push-out, base width, and non-pushed-out base depth. Two groups were processed with different base depths and emitter diffusion times to give resultant populations at both ends of the data spectrum. Group 1 had an average base depth of  $\overline{B}=1.46$  um while group 2 had a deeper base depth of  $\overline{B}$ =2.46 um. Also group 2 received emitter diffusion times of t=110-135 minutes which were longer than the t=57-89 minutes done for group 1. Figure .15 gives a description of the variables used in this analysis. Since emitter diffusion time was varied in this experiment, it will be used in most of the graphs. Increasing emitter diffusion time can be correlated increasing emitter depth as shown to figure 9. The data for previously in these variables can be found in tables 2, 3, 4, and 5. All data plots in this thesis have been curve fitted by nth order regressions using the method of least squares.

Sections 5.1 and 5.2 deal with results of

- 16 -

push-out that have also been obtained by Lee [17], be used et al. This allows the data to with confidence later in answering the question: what is the effective base width of the pushed-out transistor? Figure 15 indicates two possible base widths Wl and W2. Wl is the vertical distance between the emitter depth and the pushed-out base depth, while W2 is the shortest distance between the curved part of the emitter periphery and the curved part of the non- pushed-out base periphery. It will be shown later that the data tends to suggest W2 as the dominant effective base width, after "push-thru". Push-thru used here is defined as the condition after which the emitter depth is greater than the non-pushed-out base depth as shown in figure 16.

#### 5.1. PUSH-OUT VS EMITTER DIFFUSION TIME

The results for groups 1 and 2 in figures 17 and 18 respectively show an increase in push-out for increasing emitter diffusion time. The slope for group 1 is greater than group 2, indicating that push-out effects decrease with deeper base depths. These results agree with the theoretical

- 17 -

and experimental data obtained by Lee [18]. Figure 19 indicates the position of the data obtained here with Lee's theoretical curve, and shows that group 2 as expected had less push-out than group 1.

5.2. PUSH-OUT vs NON-PUSHED-OUT BASE DEPTH

Figures 20 and 21 show that less push-out occurs for group 2 base depths, even though group 2 had longer diffusion times. This implies that push-out depends on the proximity of the emitter depth to the base depth. The data in this section with Lee's [19] theoretical agrees and experimental data. Figure 22 indicates the data groups 1 and 2 plotted with respect to Lee's for theorectical curves, showing as in section 5.1 that group 2 as expected had less push-out than group 1.

5.3. BASE WIDTH vs EMITTER DIFFUSION TIME

As mentioned previously, there are two possible base widths Wl and W2 for the newly formed pushed-out transistor structure. Figures 23 and 24 for group 1 and figures 25 and 26 for group 2 show that W2 decreases more rapidly than Wl for

- 18 -

increasing emitter diffusion times. It should be noted that W2 is always less than W1 for a given emitter diffusion time and that data for W2 in general fits better with emitter diffusion time than Wl for both groups. In the case of group 1, "push-thru" starts at an emitter time of about t=75 minutes, as indicated previously by figure 16. At this point the emitter depth equals the base depth and W2 becomes the fixed lateral distance between the emitter wall and base wall. The effects of push-thru will be seen later in the electrical data. Group 2 which had a deeper base depth did not exhibit this phenomenon for the emitter diffusion times used.

5.4. PUSH-OUT vs BASE WIDTH

Figures 27 and 28 for group 1 and figures 29 and 30 for group 2 show that base widths W1 and W2 both tend to decrease with increasing push-out. Figure 29 for group 2 shows poor a correlation of data points but the trend of smaller W1 for larger push-out is still evident. As in section 5.3, the graphs for W2 have a better correlation factor to push-out than W1 for both groups.

- 19 -

5.5. BASE WIDTH W2 vs BASE WIDTH W1

For group 1, W2 = (K1) (W1) before push-thru and W2 = (K2) (W1) afterwards. The slope K2 is less than K1 because after push-thru W2 remains constant. The change in slope occurs at about W1 = 0.5um as shown by figure 31. The graph for group 2 in figure 32 does not indicate an abrupt change in slope. This is consistent for the data obtained for group 2 because no push-thru has occured.

#### 6. ANALYSIS OF ELECTRICAL DATA

This section will correlate the physical data with the electrical data. Such parameters as forward gain, reverse gain, and collector-emitter breakdown voltages will be discussed.

6.1. FORWARD GAIN VS EMITTER DIFFUSION TIME

The data for group 1 in figure 33 shows a shift to higher forward gains after push-thru at approximately t=75 minutes. It will be shown later that after push-thru the dominant effective base width is W2. Figure 34 shows a consistent increase in forward gain for group 2 with no drastic shift in gain, because no push-thru has occured.

6.2. REVERSE GAIN VS EMITTER DIFFUSION TIME

Figure 35 indicates a gradual increase in reverse gain for group 1 with increasing emitter diffusion time. No reverse gain data was obtained for group 2, because no reverse gain computer program was available for group 2.

6.3.  $\beta V_{cos}$  vs emitter diffusion time

Group 1 data in figure 36 shows an abrupt downward shift in breakdown voltage at about t=75 minutes. This coincides with the abrupt upward

- 21 -

shift in forward gain at the same emitter diffusion time. The data for group 2 in Figure 37 shows a gradual decrease in  $\beta V_{CeS}$  as the emitter diffusion time is increased. Since base width decreases with increasing emitter diffusion time, it can be stated that smaller base widths cause lower breakdown voltages. This is consistent with theory. [20]

## 6.4. $\beta V_{coo}$ vs emitter diffusion time

The graphs for both groups 1 and 2 in figures 38 and 39 show a decrease in  $\beta V_{CeO}$  with increasing emitter diffusion time. It should be noted that no shift occurs for group 1 as in figure 36 ( $\beta V_{CeS}$  vs t), because the base is open and not shorted to the emitter. This eliminates the shift caused by push-thru.

#### 6.5. FORWARD GAIN vs 1/(BASE WIDTH)

The graphs in figures 40 and 41 for group 1 show a good curve fit for both 1/Wl and 1/W2 against forward gain prior to push-thru. This indicates that both Wl and W2 contribute significantly to the forward gain before pushthru. After push-thru W2 fits better than Wl with

- 22 -

forward gain. For group 2, figures 42 and 43 give an increase in forward gain for increasing 1/W1 and 1/W2, respectively. Both groups 1 and 2 show, as in previous sections, a statistically better fit for W2 data than W1 data when plotted against forward gain.

Assuming a graded base and low current levels, the approximate forward gain equation in terms of the base width for a grounded emitter n-p-n transistor, from Phillips [21] is:

(6) 
$$\frac{1}{\beta_{f}} = \frac{R_{ee}}{R_{bb}} + \frac{W^{2}}{4L_{nb}} + \frac{sA_{s}W}{A_{e}D_{nb}}$$

where W = base width

 ${}^{\beta}f = forward gain$   ${}^{\beta}f = diffusion length of electrons in base$   ${}^{D}nb = electron diffusion coefficient in base$  ${}^{A}s = surface recombination area$ 

 $A_e$  = emitter area

The first term on the right-hand side represents the emitter efficency and [22]

(7) 
$$R_{ee} = \rho_e / L_{pe}$$
  
(8)  $R_{bb} = \rho_b(x) / W$   
where  $\rho_e = \text{emitter resistivity}$   
 $\rho_b(x) = \text{graded base resistivity}$ 

 $L_{pe}$  = diffusion length of holes in emitter  $R_{ee}$  and  $R_{bb}$  are the sheet resistances of the emitter and base respectively. The second term on the right is the bulk recombination and since W<<L<sub>nb</sub> , it can be neglected. The third term on the right is a measure of the surface recombination, and since s is small and  $A_s >>A_e$ , it can also be neglected.

Substituting equations 7 and 8 into 6 and approximating equation 6 further,

(9)  $1/\beta_f = W/c$ 

where  $c = \rho_{b}(x) L / \rho_{pe}$ re-writing equation 9 gives,

(10)  $\beta_f = c/W$ 

Assuming that the possible base widths Wl and W2 each add to the forward gain, equation 10 becomes,

(11)  $\beta_{f} = c [(1/W1) + (1/W2)]$ 

Looking at Table 5, 1/Wl and 1/W2 are both about the same magnitude for group 1 until t=75 minutes when push-thru occurs and 1/W2 becomes much greater than 1/Wl. For group 2, 1/Wl and 1/W2 are the same magnitude because no push-thru has taken place.
The approximation for forward gain in pushed-out transistor can now be written as:

 $\beta_{f} = c [(1/W1) + (1/W2)]$  for t < t<sub>p</sub> (12) $\beta_f = c (1/W2)$ for t > t(13) $t_p = emitter diffusion time at$ where push-thru

$$c = \rho_b(x) L_{pe} / \rho_e$$

The variable slope c increases for increasing l/(base width) as shown in figures 40 and 41. 1/W2 becomes constant, c After push-thru when increases due to increasing average base still resistivity, as shown in table 3 and again in table 5 for group 1. This explains why the data in table 5 indicates an increasing forward gain after push-thru even though 1/W2 remains constant.

Since gain is essentially proportional to the area of the base, the variable c must take into account the areas for both W1 and W2. [23] Α better approximation for equations 12 and 13 would be

(14) 
$$\beta_f = A1/W1 + A2/W2$$
 for t(15)  $\beta_f = A2/W2$  for t>t p  
where A1 = the area contributing to forward  
- 25 -

а

#### gain for Wl

A2 = the area contributing to forward

#### gain for W2

Figure 44 indicates that before push-thru Al and A2 are almost equal and can be lumped into c, since both Wl and W2 contribute equally to the forward gain. After push-thru A2/W2 >> A1/W1, because W2 remains constant while A2 continues to increase. And now the gain can be represented by equation 15.

This section proves that W2 is the dominant effective base width after push-thru and shows that the relationship of forward gain to base width can be approximated by equations 14 and 15.

#### 7. RESULTS AND CONCLUSIONS

Emitter push-out has been observed in this study to have a significant impact on the physical and electrical parameters of the n-p-n transistor.

An important result substantiating the accuracy of the physical data is that similar measurements were obtained from two different methods, the spreading resistance method and the interference fringes method.

The following is a summary of the effects of push-out on the transistor structure:

- 1- Emitter push-out increases with increasing emitter diffusion time and emitter depth.
- 2- The amount of push-out depends on the initial base depth. Shallow base depths will give more push-out than deep base depths.
- 3- Both base widths Wl and W2 decrease with increasing push-out.
- 4- Forward and reverse gain both increase with increasing push-out because of smaller base width.
- 5- Breakdown voltages  $\beta V_{ces}$  and  $\beta V_{ceo}$  both decrease with increasing push-out due also to smaller

- 27 -

base width.

- 6- Both the forward gain and the  $\beta V_{ces}$  breakdown voltage graphs had an abrupt change at t=t P when push-thru occured in group 1.
- 7- The effective base width after "push-thru" was found to be W2.

In concluding, we can say that push-out effects in general followed the theory developed by Lee [24]. Measurements of the physical parameters by two methods produced similar results which proved the validity of the data. Two effective base widths were used to correlate the physical and electrical measurements up until the emitter, "pushed-thru" the original base, making W2 the controlling base width. Very high gain transistors with reasonable collector-emitter breakdown voltages can be realized by utilizing this pushed-out base phenomenon. The main problem in manufacturing such a device would be the ability to control the reproducibility of the emitter push-out effect. The author recognizes that further studies are necessary to determine the feasibility of mass producing devices using this

- 28 -

# phenomenon.

.

.

.

.

.

	Amplifying	Switching		
Epitaxial Film	•			
Thickness	10 µm	3.5 µm		
Resistivity	1 Ω-cm	$0.3 - 0.8 \Omega$ -cm		
Sheet resistance	1000 Ω/□	1500 Ω/🗖		
Buried Layer	-			
Sheet resistance	~200	רחע		
Up diffusion	2.5 μm	1.4 μm		
Emilter	-	•		
Diffusion depth in base	2.5 um	0.8 um		
Sheet resistance	5Ω/Π	12 0/		
Base				
Diffusion denth	2 25 um	1.2		
Sheet registance	3.23 μm 100 Ο/Π	200 Ω/m		
	100 340	200 32/		
Oxide Thickness	~ ~			
1. Background	0.8 μm	0.5 μm		
2. Base	0.4 µm	0.33 µm		
3. Emitter	0.3 μm	0.3 μm		
· Substrate				
Resistivity	~10 \$	Ω-cm		
Orientation .	(111)			

Table 1 - Typical Design Parameters for Integrated Circuit Transistors (from Muller and Kamins, Device Electronics for Integrated Circuits, Wiley, 1977)

### INTERFERENCE FRINGES DATA

		t	A	В	С	Х	Wl	W2
		min	um	um	um	um	um	um
group	1	57 65 67 71 77 81 89	1.18 1.34 1.20 1.31 1.31 1.36 1.44 1.44	1.50 1.61 1.47 1.44 1.52 1.42 1.42 1.44 1.34	1.87 1.82 1.77 1.87 1.87 1.87 1.87 1.87	.37 .26 .35 .33 .35 .40 .45 .43 .40	.69 .53 .48 .57 .56 .51 .51 .43 .30	.32 .27 .13 .24 .21 .11 .06 .04
group	2	110 110 120 130 135	1.69 1.74 1.74 2.03 1.93	2.33 2.41 2.41 2.59 2.57	2.49 2.62 2.59 2.78 2.78	.16 .21 .18 .25 .21	.80 .88 .85 .81 .85	.64 .67 .56 .64

t = emitter diffusion time A = emitter depth B = non-pushed-out base depth C = pushed-out base depth X = push-out (C-B) Wl = base width 1 (C-A) W2 = base width 2 (B-A) at A>B fixed width

- 31 -

### SPREADING RESISTANCE DATA

	t	A	С	N <sub>s</sub>	$\overline{\rho_{\mathbf{b}}}$
	min	um	um	1/cm3	ohm-cm
group 1	57 65 67 67 71 77 81 89	1.13 1.14 1.26 1.33 1.25 1.27 1.18 1.40 1.27	1.75 1.81 1.82 1.96 1.84 1.83 1.71 1.73 1.58	4.48E19 5.18E19 5.36E19 4.83E19 5.17E19 4.61E19 4.17E19 4.87E19 7.42E19	2.2 3.3 3.8 3.1 3.1 3.8 6.1 5.3 5.1

## group 2 NC DATA

t = emitter diffusion time A = emitter depth C = pushed-out base depth  $N_s$  = emitter surface concentration  $\overline{\rho}_b$  = average base resistivity

.

## TRANSISTOR DATA

	t	β <sub>f</sub>	β <sub>r</sub>	β <sup>V</sup> ces	<sup>β V</sup> ceo
	min			volts	volts
group 1	57 65 67 67 71 77 81 89	99.60 140.80 154.30 128.20 136.20 183.20 357.95 361.32 439.53	2.10 3.35 4.76 3.71 5.76 5.94 9.63 10.74 12.91	38.63 38.47 38.19 38.85 37.94 36.82 20.64 18.88 11.77	13.65 12.54 11.65 12.79 11.95 10.72 9.39 9.62 7.74
group 2	110 110 120 130 135	64 62 80 91 100	•	24.31 20.73 24.27 21.55 20.02	7.33 6.20 6.95 6.47 5.72

t	=	emitter diffusion	time
β <sub>£</sub>	×	forward gain	
β	=	reverse gain	
βV	=	collector-emitter	breakdown voltage
ces		with base shorted	to the emitter
βV	Ę	collector-emitter	breakdown voltage
ceo		with base open	

- 33 -

## BASE WIDTH DATA

	β <sub>f</sub>	1/W1	1/W2	ρ <sub>b</sub>			
	_	l/um	l/um	ohm-cm			
group l	99.60 128.20 136.20 140.80 154.30 183.20 357.95 361.32 439.53	1.45 1.75 1.79 1.89 2.08 1.96 1.96 2.33 3.33	3.13 4.17 4.76 3.70 7.69 9.09 16.67 25.00 25.00	2.2 3.1 3.3 3.8 3.8 6.1 5.3 5.1			
group 2	62 64 80 91 100	1.14 1.25 1.18 1.23 1.18	1.47 1.56 1.49 1.78 1.56				
forward gain							

βf	Ξ	forward gain				
พ่า	=	base width 1	(C-A)			
W2	=	base width 2	(B-A) at A >	В	fixed	width
ρ	=	average base	resistivity			
Ь						



- Figure 1 Typical Structure after Bevelling and Staining (from Lee,"The Push-Out Effect in Silicon n-p-n Diffused Transistors", Phillips Research Laboratories, no. 5, 1974)
  - a= emitter depth b= base depth c= pushed-out base depth



Figure 2 - Typical Fabrication Sequence for a n-p-n Planar Transistor (from Willoughby, "Double-Diffusion Processes in Silicon", in Wang, Impurity Doping Processes in Silicon, North-Holland, 1981)



Figure 3 - Transistor formation by Diffusion (from Ghandhi, The Theory and Practice of Microelectronics, Wiley,1968)



Figure 4 - The Emitter Push-Out Effect in an n-p-n Transistor (from Willoughby, "Double Diffusion Processes in Silicon", in Wang, Impurity Doping Processes in Silicon, North-Holland, 1981)







Figure 6 - Bevelled and Stained Sample, Interference Fringes Method



Figure 7 - Cross Section of the Diffusion Profile of an n-p-n Transistor (from Muller and Kamins, Device Electronics for Integrated Circuits, Wiley, 1977)



SAMPLE ID = 660-24

RJC

Figure 8 - Diffusion Profile of an n-p-n Transistor Generated by the Spreading Resistance Technique



Figure 9 - Comparison of the Interference Fringes Method against the Spreading Resistance Technique



Figure 9 - Comparison of the Interference Fringes Method against the Spreading Resistance Technique

- 43 1



Figure 10 - Comparison of the Interference Fringes Method against the Spreading Resistance Technique



Figure 10 - Comparison of the Interference Fringes Method against the Spreading Resistance Technique



Figure 11 -  $\beta V_{ces}$  Breakdown Voltage

- 45 -



Figure 12 -  $\beta V_{ceo}$  Breakdown Voltage



Figure 13 -  $\beta_{f}$  Forward Gain

- 47 -



Figure 14 -  $\beta_r$  Reverse Gain

- 48 -



Figure 15 - Description of Physical Variables

- 49 -



.

t = emitter diffusion time at "push-thru"
A = emitter depth
B = non-pushed-out base depth
C = pushed-out base depth
Figure 16 - Description of "Push-Thru"



Figure 17 - Push-Out vs Emitter Diffusion Time for group 1



Figure 17 - Push-Out vs Emitter Diffusion Time for group 1



Figure 18 - Push-Out vs Emitter Diffusion Time for group 2



Figure 18 - Push-Out vs Emitter Diffusion Time for group 2



b= non-pushed-out base depth Figure 19 - Comparison of theoretical curves against experimental data for Push-Out vs Emitter Diffusion Time (curves from Lee, "The Push-Out Effect in Silicon n-p-n Diffused Transistors", Phillips Research Laboratories, no. 5,1974)

٩



b= non-pushed-out base depth Figure 19 - Comparison of theoretical curves against experimental data for Push-Out vs Emitter Diffusion Time (curves from Lee, "The Push-Out Effect in Silicon n-p-n Diffused Transistors", Phillips Research Laboratories, no. 5,1974)



Figure 20 - Push-Out vs Non-Pushed-Out Base Depth for group 1



Figure 20 - Push-Out vs Non-Pushed-Out Base Depth for group 1


Figure 21 - Push-Out vs Non-Pushed-Out Base Depth for group 2



Figure 21 - Push-Out vs Non-Pushed-Out Base Depth for group 2



Figure 22 - Comparison of theoretical curves against experimental data for Push-Out vs Non-Pushed-Out Base Depth (curves from Lee, "The Push-Out Effect in Silicon n-p-n Transistors", Phillips Research Laboratories, no. 5,1974)

- 56



Figure 22 - Comparison of theoretical curves against experimental data for Push-Out vs Non-Pushed-Out Base Depth (curves from Lee, "The Push-Out Effect in Silicon n-p-n Transistors", Phillips Research Laboratories, no. 5,1974)



Figure 23 - Base Width W1 vs Emitter Diffusion Time for group 1



Figure 24 - Base Width W2 vs Emitter Diffusion Time for group 1



Figure 24 - Base Width W2 vs Emitter Diffusion Time for group 1

- 58

t



Figure 25 - Base Width Wl vs Emitter Diffusion Time for group 2



Figure 25 - Base Width Wl vs Emitter Diffusion Time for group 2



Figure 26 - Base Width W2 vs Emitter Diffusion Time for group 2

1 60

L



Figure 26 - Base Width W2 vs Emitter Diffusion Time for group 2



.

.

Figure 27 - Push-Out vs Base Width Wl for group 1



Figure 27 - Push-Out vs Base Width Wl for group 1



.

Figure 28 - Push-Out vs Base Width W2 for group 1



Figure 28 - Push-Out vs Base Width W2 for group 1



Figure 29 - Push-Out vs Base Width W1 for group 2



Figure 29 - Push-Out vs Base Width W1 for group 2



Figure 30 - Push-Out vs Base Width W2 for group 2



Figure 30 - Push-Out vs Base Width W2 for group 2

.



Figure 31 - Base Width W2 vs Base Width W1 for group 1



Figure 31 - Base Width W2 vs Base Width W1 for group 1



Figure 32 - Base Width W2 vs Base Width W1 for group 2



Figure 32 - Base Width W2 vs Base Width W1 for group 2



Figure 33 - Forward Gain vs Emitter Diffusion Time for group 1



•

Figure 33 - Forward Gain vs Emitter Diffusion Time for group 1



Figure 34 - Forward Gain vs Emitter Diffusion Time for group 2



Figure 34 - Forward Gain vs Emitter Diffusion Time for group 2



Figure 35 - Reverse Gain vs Emitter Diffusion Time for group 1



Figure 35 - Reverse Gain vs Emitter Diffusion Time for group 1



Figure 36 -  $\beta V_{ces}$  Breakdown Voltage vs Emitter Diffusion Time for group 1



Figure 36 -  $\beta V_{ces}$  Breakdown Voltage vs Emitter Diffusion Time for group 1



Figure 37 -  $\beta V_{\mbox{ces}}$  Breakdown Voltage vs Emitter Diffusion Time for group 2



Figure 37 -  $\beta V_{\mbox{ces}}$  Breakdown Voltage vs Emitter Diffusion Time for group 2



Figure 38 -  $\beta V_{\text{ceo}}$  Breakdown Voltage vs Emitter Diffusion Time for group 1







Figure 39 -  $\beta V_{\mbox{ceo}}$  Breakdown Voltage vs Emitter Diffusion Time for group 2


Figure 39 -  $\beta V_{ceo}$  Breakdown Voltage vs Emitter Diffusion Time for group 2



Figure 40 - Forward Gain vs 1/(Base Width W1) for group 1

74



Figure 40 - Forward Gain vs 1/(Base Width W1) for group 1



Figure 41 - Forward Gain vs 1/(Base Width W2) for group 1



Figure 41 - Forward Gain vs 1/(Base Width W2) for group 1



٠

Figure 42 - Forward Gain vs 1/(Base Width W1) for group 2



Figure 42 - Forward Gain vs 1/(Base Width W1) for group 2



Figure 43 - Forward Gain vs 1/(Base Width W2) for group 2



.

Figure 43 - Forward Gain vs 1/(Base Width W2) for group 2



Figure 44 - Change in Base Area with increasing Emitter Depth

## REFERENCES

- [1] D.B. Lee, "The Push-Out Effect in Silicon n-p-n Diffused Transistors", Philips Research Laboratories, no. 5, pp 1-3, 1974.
- [2] A.F.W. Willoughby, "Double-Diffusion Processes in Silicon", in F.F.Y. Wang, editor, Impurity Doping Processes in Silicon, pp 1-9, North Holland, 1981.
- [3] F.J. Koons, "Heuristic Approach to Diffusion Optimization", Western Electric, Allentown, 1981.
- [4] J. Allison , Electronic Integrated Circuits, pp 5-10, McGraw Hill, 1975.
- [5] S.M. Hu and T.H. Yeh, "Approximate Theory of Emitter-Push Effect", Journal of Applied Physics, vol. 40, p 455, 1977.
- [6] R.B. Fair, "Concentration Profiles of Diffused Dopants in Silicon", in F.F.Y. Wang, editor, Impurity Doping Processes in Silicon, pp 417 and 418, North Holland, 1981.
- [7] id [2], p 15.
- [8] ibid, p 98.
- [9] ibid, p 107.

- 79 -

- [10] ibid, pp 38-45.
- [11] ibid, pp 25-32.
- [12] H. Maes, "Impurity Profile of Implanted Ions in Silicon", in F.F.Y. Wang, editor, Impurity Doping Processes in Silicon, pp 552-565, North Holland, 1981.
- [13] B.L. Morris, "CATS Testing og SBC and I2L Codes", 1978.
- [14] ibid.
- [15] ibid.
- [16] ibid.
- [17] id [1], pp 46-52.
- [18] ibid, pp 42 and 46.
- [19] ibid, pp 43 and 52.
- [20] A.S. Grove, Physics and Technology of Semiconductor Devices, p 198, Wiley, 1967.
- [21] A.B. Phillips, Transistor Engineering, pp 192, 193 and 202, McGraw Hill, 1962.
- [22] ibid, p 192.
- [23] E.L. Morris, private communication.
- [24] id [10].

- 80 -

Richard J. Chin was born in Flushing, New York on February 26,1956 to Nai Gwong and Sue Ping Chin. He graduated from the Bronx High School of Science with honors, New York City, New York in June, 1974. He did his undergraduate studies at the . State University of New York at Stony Brook and received the degree of Bachelor of Science in Electrical Engineering from there in May, 1978. He joined Western Electric, Allentown in June, 1978, Test Engineer in the starting а Bipolar as Integrated Chip Capability department.

At Western Electric, he is presently a Product Engineer for bipolar integrated circuits designed in OXIL, an oxide isolation technology.

- 81 -