# An interactive simulator generating system. 

Ramon Tan

Follow this and additional works at: http:/ / preserve.lehigh.edu/etd
Part of the Computer Sciences Commons

## Recommended Citation

Tan, Ramon, "An interactive simulator generating system." (1977). Theses and Dissertations. Paper 2171.
AN INTERACTIVE SIMULATOR GENERATING SYSTEM
by
Ramon Tan
A Thesis
Presented to the Graduate Committee
of Lehigh University
in Candidacy for the Degree ..... of
Master of Science
in
Computer Science
Lehigh University1977

All rights reserved
INFORMATION TO ALL USERS
The quality of this reproduction is dependent upon the quality of the copy submitted.
In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.


## ProQuest EP76444

Published by ProQuest LLC (2015). Copyright of the Dissertation is held by the Author.

All rights reserved.
This work is protected against unauthorized copying under Title 17, United States Code Microform Edition © ProQuest LLC.

ProQuest LLC.
789 East Eisenhower Parkway
P.O. Box 1346

Ann Arbor, MI 48106-1346

This thesis is accepted and approved in partial fulfillment of the requirements for the degree of Master of Science.

Arthur E. Pitcher Chairman of Department

## ACKNOWLEDGMENT'S

I wish to thank the support provided by the Software Development Group of the Mathematics Department of Lehigh University. Sincere thanks are also due Messrs. Mueller and Johnson of the Colorado State University, the original authors of the GEN systems, who provided in source form the original versions that were basis for the interactive versions. Finally, the assistance, advice and encouragement of Mr. Richard J. Cichelli as thesis adviser is gratefully acknowledged. Any errors, inaccuracies or bugs remaining in the present work are the sole responsibility of this author.

## TABLE OF CONTENTS

Abstract ..... 1
CHAPTER I: Interactive simulation using the GEN systems
1.1 Modified ASM/GEN and SIM/GEN ..... 2

1. 2 Available commands from the generated simulator ..... 6
1.3 Example using the modified GEN systems ..... 7
CHAPTER II: The' GEN systems
2.1 The generating process ..... 15
2.2 The ASM/GEN generating process ..... 16
2.3 The SIM/GEN generating process ..... 22
2.4 The MEMORY module generator ..... 23
2.5 The DECODE module generator ..... 26
2.6 The XECUTE module generator ..... 28
2.7 The IDL processor ..... 32
CHAPTER III: Using SIM/GEN: A tutorial
3.1 Introduction ..... 37
3.2 The Motorola 6800 microprocessor ..... 38
3.3 The Motorola 6800 instruction set ..... 40
3.4 MEMORY module for the M6800 ..... 44
3.5 DECODE module for the M 6800 ..... 52
3.6 Class 2 and the XECUTE module ..... 55
3.7 The condition code subroutines ..... 62
3.8 Two's complement arithmetic ..... 66
3.9 XECUTE module for the M6800 ..... 70
APPENDIX A: ASM/GEN input for the M6800 microprocessorAPPENDIX B: DECODE input for the M6800 microprocessorAPPENDIX C: XECUTE input for the $M 6800$ microprocessor (classes 1 ,3,4,5,6\&7)
LIST OF ILLUSTRATIONS
ASM/GEN generator run for the M6800 ..... 8
Sample assembly using generated assembler ..... 11
Sample simulation run using generated simulator ..... 14
Class 2 input to the XECUTE module ..... 57
LIST OF FIGURES
Figure 1 (The Simulator generating process) ..... 39
Figure 2 (Programming model of the M6800 microprocessing unit) 41
Figure 3 (The M6800 instruction set) ..... 46
Figure 4 (Special Operations of the M6800) ..... 50
Figure 5 (MEMORY module generation run) ..... 53
Figure 6 (DECODE module generation run) ..... 56

## A B S TRACT

Automatic production of microprocessor assemblers and simulators has recently been realized by the ASM/GEN and SIM/GEN systems of Mueller and Johnson at the Colorado State University. A modified version of these two systems to include an interactive simulator generating capability is the subject of this paper.

Chapter I presents the rationale behind the modification of the original systems of Mueller and Johnson. The interactive and run-time debugging features available from a generated simulator of the modified versions is illustrated.

Chapter II is a detailed discussion of the generation techniques employed by these systems to produce the desired assembler or simulator. The high-level language (FORTRAN) realization of the microprocessor instruction emulation code is presented.

Chapter III is a tutorial on using the SIM/GEN system for prospective users wishing to generate a simulator. An actual and existing microprocessor, the Motorola 6800, is used as example and the necessary steps involved in the generation of a simulator for this microprocessor are covered. The CDC 6400 host machine is assumed for this actual case study.

### 1.1 Modified ASM/GEN and SIM/GEN

ASM/GEN and SIM/GEN are a software system comprised of a set of FORTRAN program writer modules designed to generate microcomputer assemblers and simulqtors. Briefly, ASM/GEN is a program that is capable of producing a complete assembler for any specified microcomputer instruction set. The resulting assembler uses 2-pass, absolute assembly and offers the usual macro facility, conditional assembly and a set of useful pseudo-directives. The counter part system, SIM/GEN, produces a simulator for any specified microcomputer, excluding I/O interfaces and timing considerations. The generated simulator executes in batch mode, but is capable of providing runtime diagnostics in the form of a machine status dump. This capability relates to the *TRACE $n$ pseudo-directive from the assembler generated by/ASM/GEN. The *TRACE pseudo-directive is used during the assembly process to denote a call for a machine status dump at a certain point in a program. An instruction is said to be TRACEd if this pseudo-directive immediately precedes it. A machine status dump, depending on the value of $n$, is performed before the TRACEd instruction is executed. Thereafter, the status dump continues to be performed at the end of each instruction execution cycle, until a new TRACE level is encountered.

Specifically, a TRACE level number of $n=0$ disables the TRACE option. This means that no further machine status dumps are to be performed. A level of $n=1$ causes the contents of the program
counter and the instruction register to be displayed. When $n=2$, the level 1 displays are performed, and in addition, all registers of the simulated machine are also displayed. When $n=3$, a complete machine status dump is performed. This level of tracing displays entire sections of the memory configured, the address and data bus (a basic assumption of SIM/GEN for all data transfers), time elapsed and total instruction count, where the last 8 instructions were executed, as well as the displays at the lower level options.

It is our belief that while the above-mentioned diagnostic capability is no doubt informative and useful to the debugging of the simulated program, it suffers from certain inadequacies. First of al1, the programmer must determine ahead of time where his TRACE points should be inserted. This implies that at assembly time, the programmer must decide on where he wishes to obtain machine status dumps. Secondly, because the simulator executes in a batch mode, the trace points are binding at simulation time. No capability for run time control exists on the part of the programmer. Finally, excessive printouts resulting from the machine status dumps will most likely occur. This is especially true of TRACEd loops that become indefinite, or for complete status dumps (trace level 3) in which the entire mem- * ory is displayed in addition to the microprocessor state variants. More so considering the fact that the machine status dump is performed after every instruction execution cycle. The need to facilitate increased programmer control over the program simulated and for better
run-time debugging tools has led to a modification of the ASM/GEN and SIM/GEN generating systems.

It was first decided that if a simulator was to be truly useful to the microprocessor development cycle, programmer interaction must exist during simulation time. Hence, SIM/GEN was modified to generate a simulator that could interact with the programmer at a terminal. Next, to allow for monitoring at run-time, a new level number was introduced to the $x$ TRACE $n$ pseudo-directive available from the generated assembler in ASM/GEN. A level number of 4 implies a "breakpoint" in the usual understanding of the term: when an instruction is encountered during execution that was trapped by a *TRACE 4 pseudooperation, execution is suspended and programmer gains control. At this point, the programmer may input any one of the available commands in the simulator. The available commands allow for:

- displaying any section of memory;
- displaying any microprocessor architectural component, such as the program counter, the instruction register, the address or data bus, registers and so forth;
- changing the contents of any RAM memory location;
- changing the contents of any microprocessor architectural component;
- insert or remove breakpoints, or alter the level number of a breakpoint (note, that only a level number equal to 4 will cause suspension of program execution while all other level
numbers simply cause a machine status dump and proceed with execution);
- resume or halt execution, at the next logical location or at some other desired location;

The complete 1 ist of commands that may be used by the programmer using a simulator generated from SIM/GEN appears in the next section. In view of the ability to selectively dump sections of memory, the level 3 trace was reduced to a machine status dump which included all the displays mentioned earlier, except for the display of all of memory. Lastly, all machine status displays (levels 1 - 3) would be performed only at the encountered instruction, and not at every instruction thereafter.

The net result of a modified SIM/GEN is a simulator that offers the programmer a better debugging tool in the microprocessor software development process. While retaining the machine status displays previously available from the batch simulator, a simulator generated from the modified SIM/GEN will also allow for the interactive features described. Program monitoring and control have been achieved considerably.

### 1.2 Available commands from generated simulator

A separator is either a blank or a comma. Values are all assumed to be hexadecimal, while register numbers decimal.


### 1.3 Example using the modified GEN systems

An assembler for the Motorola 6800 microprocessor may be generated using the set of inputs shown in Appendix A. The generation run listing is shown on the following pages. For the sake of clarity, the translation classes specified to ASM/GEN are based on the 7 different addressing modes of the Motorola 6800 microprocessor (with accumulator and implied addressing combined into class 1 , and with immediate addressing broken down into 2 translation classes: class 4 for 1-byte operands, class 5 for 2-byte operands). In the last chapter, a tutorial is presented for generating the simulator. The intention of this section will be to show the reader what the generated simulator looks like.

The subroutine shown is assembled using the generated assembler and is taken from (3). It is entered with the Index Register, IX, containing the address of the most significant byte of the multiplicand. Register A contains the most significant byte of the multiplier and register $B$ the least significant byte of the multiplier. The multiplicand and multiplier are treated as 16 -bit unsigned numbers. A 16-bit product is generated in $A$ and $B$. If the product is larger than 16 bits, only the least significant bits are retained.

Algorithm used is as follows:

Initial partial product $(P P)=$ multiplier.
Repeat the following 16 times:

MULT10: Shift left, arithmetic, PP.

|  |  |  | the generated a |  | 1 VERSION 5.1 RATOR RUN <br> 7 Classes and a | $8 \text { BIt }$ | HORO |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OBJEC, $T$ | HORT | spegifications | ...translation RIGHT-MOST 1. $(0,8)$ | $\begin{aligned} & \text { CLASS: } \\ & \text { BIT POSIITON } \end{aligned}$ | NO. OF FIELOS: and hioth of each | FIELO: | NO. |  | MEMORY | WORDS: |  |
| object | WORT | specifications | S. .. TRANSLATION <br> RIGHT-MOST <br> 1. ( $\mathrm{B}, \mathrm{BI}$ | $\begin{aligned} & \text { CLASS: } \\ & \text { BITPOSITION } \\ & 12 .(0,8) \end{aligned}$ | NO, of fielos: AND WIOTH OF EACH | $\text { FIELO: }_{2}^{2}$ |  |  | MEMORY | HOROS: |  |
| object | WORD | specifications | ...translation RIGHT-MOST 1. ( $\mathrm{A}, \mathrm{A})$ | $\begin{aligned} & \text { CLASS: } 3^{3} \\ & \text { BIT POSIION } \\ & \text { 2. ( } 0.2 \text { B) } \end{aligned}$ | NO. OF FIELOS: and hioth of each | $\stackrel{2}{\text { FIELD: }}$ | NO. |  | ME MORY | HOROS: | 2 |
| ObJECt | HORT | specifications | ...translation <br> RIGHT-MOST <br> 1. ( 8, 8) | $\begin{aligned} & \text { CLASS: } \\ & \text { BIT POSITION } \\ & \text { 2. (0, } \end{aligned}$ | NO. OF FIELDS: AND KIDTH OF EACH | ${ }^{2}{ }_{\text {IELD: }}$ | NO. |  | MEMORY | Horos: | 2 |
| arject | WURO | specifications | ...translation RIGHT-MOST 1. $\{16,8)$ | Class: 5 bit position <br> 2. ( 0.16 ) | NO. OF FIELOS: AND WIDTH OF EACH | FIELD: | NO. |  | ME MORY | WORDS: |  |
| ObJECT | WORD | specificarions | ...translation RTGHT-MOST 1. $(8,8)$ | CLASS: 6 bit position $2 .(0,0)$ | NO. OF FIELDS: AND KIDTH DF EACH | $\stackrel{2}{\text { FIELO: }}$ | NO. |  | MEMORY | HORDS: | 2 |
| Ouject | WORI | specifications | ... IRANSLATION RIGHT-MOST <br> 1. $(16,8)$ | CLASS: 7 BIT POSITION 2. 0 . <br> 2. ( 0.26 ) | NO. OF FIELOS: and hinth of each | $\stackrel{2}{\text { FIELD: }}$ | no. |  | MEMORY | horos: |  |
|  |  |  | GENERAL MNEMONIC |  |  |  |  |  |  |  |  |
|  |  |  | none defined |  |  |  |  |  |  |  |  |
|  |  | TRANSLA | ATION GLASS 1 m | MNEmONICS |  |  |  |  |  |  |  |
| INX |  | 8 | Aba | 19 | ASRA | 47 |  | ASR3 |  |  |  |
| RORA |  | 46 | COA | $11$ | SBA | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ |  | TAP |  |  |  |
| tXS |  | 35 | NEGA | $40$ | NEGB | $50$ |  | CLRA |  |  | 4 |








## 


page


```
********** SYMGOLIC REFEREACE TABLE **********
```

Examine next bit of multiplicand (starting with most significant bit). If 0 , branch to MULT10.

Add multiplier to $P P$.
Branch to MULT10.

To insure that "entry" into the subroutine is proper, a *TRACE 4 directive is inserted at the first executable instruction at assembly time (in our case of the Motorola 6800, this is at location 128 decimal $=80$ hexadecimal $=$ first ROM word). The following conditions must be satisfied:
(1) the stack pointer (SP) must point to a RAM location as the next available position on the stack;
(2) the return address must be kept on the stack with the high order byte above the low order byte (a 16-bit address);
(3) multiplier and multiplicand test values must be established using the change command;

The return address (arbitrarily we select the subroutine itself) is stored in locations 126 and 127 decimal (7E and $7 F$ hexadecimal), so the stack pointer must point to 125 (7D hexadecimal). When execution reaches location $8 E$, we wish to view the status of the stack and the contents of the stack pointer (SP) and index register (SR2, special register 2 as declared to SIM/GEN). So a breakpoint is inserted. The last breakpoint will merely call for a level 2 machine status dump and resume the execution. This status dump will display all the special registers including the $A$ and $B$ accumulators, which were declared as special registers 0 and 1 respectively. Note that this subroutine uses

```
*TRACE 4 (DEBUG)
HREAKPOINT NO. 1 AT: BO
C SP 7E
MEMORY BASED STACK POINTER= 7D
SR2
SREG 2=
C
    LOCATION CONTENTS
    LOCATION CONTENTS
C SR1 A3 
SRO
SREG 0= 0
SR1
SREG 1= A3
* 8E 4 
FREAKPOINT INSERTED.
EREAKPOINT INSERTED.
L
NO. BREAKPOINT *TRACE LEU.
\begin{tabular}{lll}
1. & 80 & 4 \\
2. & \(8 E\) & 4 \\
3. & \(9 E\) & 2
\end{tabular}
G
*TRACE 4 (DERUG)
BREAKPOINT NO. 2 AT: 8E
SP
MEMORY GASED STACK POINTER= 78
D 77 7F
LOCATION CONTENTS
\begin{tabular}{rr}
77 & 0 \\
78 & 0 \\
79 & 10 \\
\(7 A\) & 0 \\
\(7 B\) & 11 \\
\(7 C\) & 0 \\
7 D & A 3 \\
7 E & 0 \\
7 F & 0
\end{tabular}
C 7F 80
II 7F
LOCATION CONTENTS
/
BREAKFOINT AT BE REMDUED.
G
*TRACE 2 (PC+REGISTER5)
.PROGRAM COUNTER= 9E
LAST INSTRUCTION= FO
(SPECIAL REGISTERS)
SREG 0= 
SREG 8= O
*TRACE 4 (DEBUG)
BREAKPOINT NO. 1 AT: 80
S
    STOP
COMMANI:
```

the memory-based stack as a work area ( 5 bytes following the return address).

### 2.1 The generating processes

This chapter is concerned with the generation process of ASM/GEN and SIM/GEN. It is best to begin the description of the generation process by directly quoting the original authors:

The actual program to be generated was written as a "skeleton routine", that is, the program was complete except for the constants defining the target machine's architectural dimensions and particulars that are "filled-in" from the user input. Within the skeleton are "markers" indicating that user input is required to complete a missing part at the marked point. The generating process then becomes a matter of first copying the skeleton to some disk file, and then having the generator transfer the skeleton to another file, card by card, filling in the missing parts with user-provided data at the appropriate places. The latter file would contain the complete module upon termination. Diagnostics are included to aid in correction of syntax errors, however, cases of misformatted values can result in a complete module with incorrect machine specifications.

The generating process therefore consists of a single, strictly sequential pass over the associated skeleton units, inserting the appropriate FORTRAN code to the resulting file between "markers". An essential characteristic of the generators is that it is always aware of the context in which the generation process is in. This is largely dependent on the ordering of the routines within the skeleton unit. In point of fact, the program structure of the GEN systems reflects this to a very high degree.

Another characteristic is the separation of the target machine specifics (termed by the original authors as the variants) from the machine-independent aspects of the generated program (invariants). The
variants are user input $\mathrm{a}^{\circ}$ generation time while the invariants reside on the skeleton units. Only those routines within the skeleton unit that are target-machine dependent in some aspect need be "marked", signifying to the generator that some insertion (or in some cases, a skip) into the current.routine is required. It may come in the form of a COMMON statement, or a DATA statement (as is frequently the case), or several lines of FORTRAN statements (typically, assignment or computed go-to statements). A dollar sign '\$' is used for a marker.

### 2.2 The ASM/GEN generating process

There are 2 skeleton units to this generator. The first is nearly a straightforward and completely pre-written skeleton, with only the last 2 that need "filling in". The first routine is a l-parameter subroutine (OPCODE) which in the formal view represents the semantic routine invoked by the lexical analyzer when it is sensed that the current input symbol is that of an operation code mneumonic. To be more specific, the generated subroutine OPCODE actually takes the form of a computed go-to statement in FORTRAN, each branch of which is a CALL statement to the appropriate translation class processing subroutine. Recall that the user input to the ASM/GEN system adso requires a grouping scheme such that in any group (called a translation class) all instructions shall have exactly identical instruction length, operation code length, total number of operand fields, as well as operand field length. That is, an instruction may be thought of simply as being made up of a string of bit-encoded fields and generally
assumes the structure:
OPCODE OPR1 OPR2 ... OPRn
In every translation class, these fields would have identical bitwidth for all instructions. Hence, all that needs to be known from the user are the OPCODE values and bit-widths for all fields. Returning to the 1-parameter subroutine OPCODE, we are now aware of its function: invoke the subroutine to process (i.e., extract operand fields and generate the bit string) an instruction, given the opcode value. What is actually passed is the position of the opcode mneumonic in the symbol table (which is, of course, built up during the generation). The computed go-to statement will actually be preceded by a statement that calculates the translation class number for the opcode in question, using the position parameter passed. There will be as many branches in the computed go-to as there are translation classes specified during generation. The subroutine for processing a particular translation class has yet to be generated of course, and this is where the other skeleton unit comes in.

The other routine remaining within the first skeleton unit requiring code insertion is the initializing routine which takes the form of a BLOCK DATA. Into this routine is inserted a series of DATA statements that initializes 2 tables: the first (collectively grouped under the COMMON /SYMTAB/ block) is the global symbol table to be used by the lexical analyzer for reserved symbol recognition and also for storing user-defined symbols during assembly; the second (grouped
under the COMMON /OPMAP/ block) is an opcode-to-translation-classnumber mapping table for use by the subroutine OPCODE just mentioned. The second skeleton unit constitutes the main body of a subroutine corresponding to a translation class processor (to reiterate, the process being extract operand fields and generate bit string). It is therefore "scanned over" as many times as there are specified translation classes. This is not to be confused with our earlier statement that the generating process is a single, strictly sequential pass over the skeleton unit. What must be observed is that if 7 translation classes were specified by the user, then seven translation class subroutines: CLAS1, CLAS2 ... CLAS7 must be generated. There is 1 parameter passed to each of these and is the opcode value corresponding to the opcode mneumonic, sensed by the lexical analyzer, which invoked the OPCODE subroutine (passing to it the opcode value's position in the /OPMAP/table), which in turn calculated the class number and invoked the corresponding CLAS subroutine.

The code inserted into this skeleton unit consists of first generating a subroutine header of the form SUBROUTINE CLASi, where $i$ is the class number, followed by 3 DATA statements (at second insertion) specifying the instruction length, opcode and operand field bit-width and relative bit position. The remainder is completely identical in all translation classes except when the "field-swap" option is used. In this special instance, an extra 5 1ines of code to perform the swap are included.

To summarize, the ASM/GEN generating process consists of the following steps:
(1) Read user inputs
(2) Transfer skeleton unit 1 until marker
(3) Do the following NCLAS times, where NCLAS is the number of translation classes that the user specified in his input:
(3.1) Position to start of skeleton unit 2
(3.2) Output a SUBROUTINE CLASi header, where $i$ is the iteration count for this loop;
(3.3) Transfer skeleton unit 2 until marker;
(3.4) Output DATA statements to initialize the instruction length, opcode and operand field length and bit-width;
(3.5) Output field-swap code, if user specified it for this class; else skip over it;
(3.6) Transfer skeleton unit 2 until marker;
(4) Transfer skeleton unit 1 until marker;
(5) Output computed go-to statement with NCLAS branches, each branch being of the form:
i CALL CLASi (OPMAP (POS))
where i progresses from 1 to NCLAS;
(6) Output and END statement to complete the generation of the subroutine OPCODE;
(7) Transfer skeleton unit 1 until marker;
(8) Output COMMON /OPMAP/ statement to dimension this table,
based on the total number of opcodes; dimension will be 2 times opcode (1 for opcode value and 1 for class number for this opcode value);
(9) Transfer skeleton unit 1 until marker;
(10) Output DATA statement to initialize the symbol tables /OPMAP/ and /SYMTAB/;
(11) Output END statement to wrap up the BLOCK DATA;

In the outline above, "transfer" implies the line by line transfer from the skeleton unit to the resulting file, while "output" implies a formatted WRITE to the resulting file. The special case at (3.5) involves some 5 lines of FORTRAN code to accommodate the field-swap option for certain translation classes. The modified version selectively generates these lines in the sense that they are "skipped over" (skeleton unit is read, but not followed by a write to the resulting file) if the option is not chosen. This results in a shorter subroutine for the translation class under consideration. A pictorial view of the steps involved in the ASM/GEN generation is shown on the following page.

|  | Skeleton unit 1 | resulting file | skeleton unit 2 |
| :---: | :---: | :---: | :---: |
|  | PROGRAM ASSEM | PROGRAM ASSEM | - (FORTRAN |
|  | - • | - . (2) | - declarations) |
| \$ |  | SUBROUTINE CLAS1 (3.2) | - |
|  | SUBROUTINE OPCODE | - | \$ |
|  | -•• | (3.3) | - (field swap <br> - code) |
| \$ |  | DATA bit-width | - |
|  | BLOCK DATA | (3.4) | \$ |
|  | -•• | (field-swap code) | - (generate bit- <br> - string code) |
| \$ |  | (3.5) |  |
|  | - | RETURN | $\because$ |
| \$ |  | END (3.6) |  |

## SUBROUTINE OPCODE

-••
(4)

GO TO ( $1,2, \ldots$ )
-••
END
BLOCK DATA
. . .
COMMON /OPMAP/...(8)
. . .
(9)

DATA OPMAP
DATA SYMTAB (10)
END
(11)

### 2.3 The SIM/GEN generating process

The generating process for a complete simulator involves at least 3 different steps and is quite different from ASM/GEN. Following the top-down modular approach, SIM/GEN's generation process is again best described by the original author's statements:

The operation of all modern general-purpose digital computers is based on the repetitive sequence of FETCHing the next instruction, DECODEing it, and invoking the proper operations that EXECUTE the instruction. The initial goal of generating a simulator was divided into three subtasks: Those of generating a FETCH module, a DECODE module, and an EXECUTE module. The FETCH and DECODE are both welldefined and small enough to not have to be broken down further. EXECUTE, however, spans a wide variety of tasks and appeared to be far too extensive to be handled by a single unit.

The technique to treat that EXECUTE phase was to group the instruction set into classes in which all the instructions in a particular class matched identically in their component bit structures. That is, all instructions with an opcode of length 1 , operand field one of length $j$, operand field two of length $k$, etc., and which all have $m$ operand fields would be grouped in a single class. The DECODE routine could determine which class the instruction belonged in, branch to that module, and then decoding of the operand parts could be done at the start of the module without regard to which instruction in the module was being executed. This seemed to be an effective solution and required that the user define only one module at a time, totally independent of the remainder of the system.

In the current version of SIM/GEN, these 3 subtasks have been labelled the MEMORY, DECODE and XECUTE modules, with MEMORY having the identical function of the FETCH module described above (from an earlier version). The basic philosophy behind the generating process
"remains the same: transferring the skeleton unit to the resulting file, taking the appropriate action between "markers" in the form of code insertion \& deletion (2.1).

In the remainder of this chapter, the term insertion will always be taken to mean the outputting of FORTRAN code to the resulting file. Insertion has already been used at the ASM/GEN generation and is always assumed to occur at the skeleton unit markers ('\$' is used throughout). Deletion will be taken to mean the action of "skipping over" portions of the skeleton unit. That is, a read of the skeleton unit not followed by a write (transfer) to the resulting file. Quite often, the word 'skip' will also be used in this context. Deletion is used where the skeleton unit contains segments of code that are mutually exclusive, the segment to be chosen being dependent entirely on the user input specifications. As an example, consider the fact that one of the routines present in the skeleton unit of the MEMORY module manipulates the hardwired stack. If the simulated microprocessor does not have this option, there would be no need to include this routine in the resulting file. A skip over this segment of code is therefore necessary at the point where the stack utilities are generated. 2.4 The MEMORY module generator

Target machine dependent routines are generated by the MEMORY module generator. These routines involve memory references, data transfers to and from memory assuming a bus organization, memory addressing, stack manipulation and machine status displays. The
skeleton unit for this module generator consists of the following routines:
(1) RDMEM - function to read contents of memory at address bus to the data bus.
(2) WRMEM - subroutine to write contents of the data bus into memory specified by the address bus.
(3) ROM - function to check for memory type.
(4) VIRMEM - virtual address mapping function.
(5) MEMDMP - display memory contents subroutine.
(6) PUSH - push data onto stack routine.
(7) PULL - pull data off stack routine.
(8) GETSTK - return data off hardwired stack routine.
(9) STATUS - machine status display routine.
(10) DGREG - display general register routine.
(11) DSREG - display special register routine.
(12) DSTK - display hardwired stack routine.
(13) CHANGE - alter memory or hardware component routine.
(14) IHEX, BINSER, XOR - display utilities routines.
(15) BLOCK DATA - initializing routine.

Routines (1)-(5) deal with memory references and data transfers. The insertions performed on these routines are the memory dimensions, memory word size, memory segment type and memory segment boundaries. These come in the form of GOMMON statements for the MEMORY array, which must be dimensioned to the total number of words that comprise the
simulated memory configuration, and DATA statements for the memory segment boundaries and memory type for each segment. Only FORTRAN declaratives are inserted into these 5 routines. The exception to this is the ROM function. If no Read Only Memory segments were declared, the entire body of the routine is skipped, and replaced by a single assignment statement: ROM = .FALSE.

Routines (6)-(8) are stack manipulation routines. A three-way decision is made by the generator at this point. If no stack facility is declared, these 3 routines are skipped. If a memory-based stack is declared, the first 2 are generated, but the third skipped, and if a hardwired stack is declared, all 3 routines are generated. Code insertion involves either a memory data transfer sequence, or a hardwired stack data transfer. In the former case, the PUSH routine uses the bus structure to store data onto the stack (which is memory based) and so the following code is inserted:
data bus $=$ word to be pushed (parameter) address bus $=$ stack pointer CALL WRMEM.

If a hardwired stack was declared, the code insertion first requires that a COMMON statement be generated to allocate a separate area of storage (named STACK) for the hardwired stack. It is naturally dimensioned to the stack depth which must be specified by the user. Then the simple assignment statement

STACK (stack pointer) = word to be pushed (parameter)
is inserted. In both cases, the decrementing of the stack pointer
following the actual push operation is part of the skeleton routine. In fact, that 1 ine of code immediately follows the marker where the PUSH code is inserted. A similar situation exists for the PULL routine.

Routines (9) to (13) involve combined insertions and deletions. Insertions are entirely the FORTRAN declaratives that dimension the register arrays, the memory array and several other counters (i.e., total number of special registers). The deletions are mainly concerned with the display function at the interactive level. For example, the body of the DSTK subroutine contains 2 segments of code: a first segment loops through the hardwired stack, converting each location to display format, and displays it. The other segment is merely a WRITE statement with a diagnostic message that no hardwired stack was declared for the simulated machine. Depending on the user declaration, the appropriate segment is skipped during the generation. A similar situation exists for the DGREG and DSREG routines. The 3 routines at (14) are print utilities, while the last (15), is used to initialize all the microprocessor's architectural properties in the form of counters, flags, and arrays. This completes our discussion of the MEMORY module generator.
2.5 The DECODE module generator

Generated by the DECODE module generator are:
(1) LOADRM - absolute loader to read load file created by the generated assembler and begin execution.
(2) FETCH, OPRDEC - instruction fetch routines.
(3) TRACE - trace manager that checks for occurrences of *TRACEd locations in the simulated program.
(4) GETKH, GETSYM, TYPSYM, EQL, GETHEX, NUMER, NUMERH, SORT, XCHANG - utilities required to interactively communicate with a user at a terminal. These routines were additions in the modified SIM/GEN and have to do with the command processing for a *TRACE 4 breakpoint.
(5) DECODE - routine to extract instruction opcode and branch to the proper execution class.

Code insertion occurs only at one point in the skeleton unit and is at the subroutine DECODE. This parallels the 2 routines in the first skeleton unit of the ASM/GEN system: OPCODE and BLOCK DATA. As a matter of fact, they are identical: the table generated by the DECODE module is also an opcode-to-execution class mapping function. This table is used to calculate the execution class (translation class equivalent of SIM/GEN) number after which the branch to the proper execution class is taken. Like subroutine OPCODE of the ASM/GEN skeleton unit, a computed go-to statement is generated, each branch of which is a call to the execution class processor (as against translation class processor in ASM/GEN). It is in the execution class processing subroutine where the simulation of the fetched instruction takes place. These subroutines are generated by the third and last module generator of the SIM/GEN system -- the XECUTE module.

Between the code insertion for the opcode table and the generated computed go-to, are also inserted several lines of FORTRAN code that first extract the opcode from the instruction register. Different lines of code will appear, depending on whether the simulated machine has fixed-size or variable-size operation codes. In any case the extract code is followed by a calculation of the execution class number (using a binary search routine BINSER, generated in the MEMORY module, on the inserted opcode table). This is then followed by the branch to the proper execution class.

### 2.6 The XECUTE module generator

In this last component of the SIM/GEN system are produced the emulation code for a certain execution class of instructions. As previously noted, an execution class to SIM/GEN is what a translation class is to ASM/GEN, and both names really mean the same thing. What is quite different to the generators is the processing that follows: ASM/GEN generates the necessary code to produce the bit-string for the assembled instruction, while $S I M / G E N$ must generate the code to simulate the instruction. The latter task is certainly a more complicated one. An Instruction Definition Language (IDL) was designed to allow the user to describe a microprocessor instruction set to SIM/GEN. An IDL processor, which is part of the XECUTE module generator, translates the user's IDL statements into the equivalent FORTRAN statements. We quote from the SIM/GEN user's reference manual:


#### Abstract

"IDL is an assembly-like language consisting of microlevel operators and architectural component operands which enable the user to emulate the functions of a microprocessor's instruction set. It can be viewed as a simulator microprogramming language in that it provides a convenient medium for specifying the microinstructions whose results define the function of the machine instruction. Its operations represent those typically found in the functional unit(s) of microcomputer Arithmetic-Logic Units in addition to simple data transfers. The operands offered are typical storage elements, some with a dedicated duty (such as the Program Counter and Stack Pointer Register) and others more flexible and general-purpose such as General Registers, Address and Data Busses and Memory." "The power of using IDL for instruction microprogramming lies in the high degree of similarity between its notations and those found in a representative vendor microprocessor description manual. It, therefore, allows the user to readily transfer the vendor's description of the instruction to SIM/GEN which greatly simplifies the process. IDL descriptions are totally sequential, with a conditional IF construct provided for conditional execution of blocks of IDL statements. Subroutines may be defined to eliminate the need for coding redundant functions common to groups of machine instructions (e.g., status bit settings on Arithmetic Logic instructions, address computations for external referencing, etc.)."


The skeleton unit to the XECUTE module generator parallels the second skeleton unit to ASM/GEN. A difference exists at the processing level of the generators: whereas ASM/GEN produces the translation class subroutines in a single run, the XECUTE module generator of SIM/GEN can only produce one execution class subroutine per run. So if $n$ execution classes are involved, $n$ runs of XECUTE are necessary to complete the generation. The XECUTE processing consists of the following steps:
(1) Output SUBROUTINE CLASi header, where $i$ is the execution
class number in question.
(2) Transfer skeleton unit until marker.
(3) Insert user-input dependent declaratives (the only ones being general and special register count, which are part of the input to XECUTE).
(4) If this execution class has no operand fields, skip until marker is encountered. Otherwise, transfer skeleton unit until marker and generate the index calculation code.
(5) Generate a computed go-to statement with m branches, if there are $m$ instructions in this class.
(6) Process instruction definitions.
(7) Process subroutine definitions.

The code that is either skipped over or transferred to the resulting file at step (4) is the operand extraction code. An assumption here is that the generated execution class subroutines are entered only with the opcode fetched into the instruction register. So operand fields must first be extracted. This is followed by the index calculation code for the instruction to be simulated. The branch to the simulation code for that instruction is then taken by way of the computed go-to statement using the earlier calculated index. When all instructions have been processed, user-defined subroutines are checked and processed similarly by the IDL processor. Each user-defined subroutine will result in exactly 1 FORTRAN subroutine. A diagram of the XECUTE module generation is shown below:

## XECUTE skeleton module

 resulting file
## SUBROUTINE CLASi

## (FORTRAN declarations)

$\$$
(FORTRAN declarations to dimension register arrays)
(calculate instruction index code)

$$
\begin{equation*}
\text { GO TO (2, } 3, \ldots \mathrm{~m}) \text { index } \tag{5}
\end{equation*}
$$

. (instruction emulation

- code generated by the
- IDL processor)

END
(user-defined subroutines in FORTRAN equivalent)

### 2.7 The IDL processor

Central to the simulator generating process is the generation of FORTRAN statements that emulate a microprocessor instruction. Since user input consists of IDL statements, an IDL syntax recognizer and translator is required. This section will present the generation techniques involved in the IDL processing.

The first component to the IDL processor comes in the form of the scanner for IDL operands (note, at this point, that IDL operations are recognized separately and at another higher logical level), implemented as subroutine OPSCAN in the XECUTE generator program GENXEC. When called, OPSCAN will translate an input token, assumed to be an IDL operand, into its FORTRAN form. It is worth recalling that the card by card image processing assumption simplifies the task somewhat. The following table shows the generated outputs corresponding to the available IDL operands:

IDL operand generated output

| ABUS | ABUS | (address bus) |
| :---: | :---: | :---: |
| DBUS | DBUS | (data bus) |
| GREGi | GREG ( $\mathrm{i}+1$ ) | (general register i) |
| GREG.i | GREG (OPR ( $i+1$ ) ) | (general register number at operand field i) |
| IMMi | OPR (i + 1) | (immediate operand field i) |
| PC | PC | (program counter) |
| STACKP | STACKP | (stack pointer) |
| STACK | STACK (STACKP) | (top of hardwired stack) |
| TEMPi | TEMP ( $i+1$ ) | (temporary register i) |
| SREGi | SREG ( $\mathrm{i}+1$ ) | (special register i) |

There is a current character pointer into the card image being processed, and is moved forward or backward depending on the processing
stage involved. The IDL operator recognizer is simply a checker for those keywords that indicate an IDL operation. Every IDL statement begins with an IDL operator, such as MOVE, ADD, IF, etc. (see page 109, manual, for a complete list).

Consider the simple IDL statement
ADD SREGO SREG0 DBUS.
Assume now that the card image pointer has been left at the blank following 'ADD', so the operator has been sensed at some stage in the processing. The rest of the processing is as follows:
card pointer IDL processor action generated output
after 'ADD' CALL OPSCAN SREG(1)
after 1st 'SREGO'
after 2 nd 'SREGO'
emit '='
CALL OPSCAN
=
SREG(1)
emit '+'
CALL OPSCAN
$+$
DBUS

The generated FORTRAN statement is thus

$$
\operatorname{SREG}(1)=\operatorname{SREG}(1)+\operatorname{DBUS} .
$$

Constants are also processed by OPSCAN and converted to integer display format. The machine dependent functions like AND, OR, XOR, translate into statement function calls. In what follows, the FORTRAN implementations for each of the IDL operations are described.

CLEAR opr.
This takes the obviously simple FORTRAN statement

$$
\mathrm{opr}=0
$$

COMONE opr1 opr2
The resulting FORTRAN statement is
opr1 = -opr2.

COMTWO oprl opr2
This has the FORTRAN statement

$$
\text { opr1 }=-\mathrm{opr} 2+1
$$

CONCAT opr1 opr2 (n) opr3
This has the FORTRAN statement

$$
\text { opr1 }=(o p r 2 *(2 * * n))+\text { opr3. }
$$

DECR opr
This has the FORTRAN statement

$$
\text { opr }=o p r-1 .
$$

DISPLAY text
This has the FORTRAN statement

$$
\text { WRITE }(6, m)
$$

m FORMAT (xxH text)
IF opr1 relop opr2
This has the FORTRAN statement

$$
\text { BOOL }=\text { opr1 .relop. opr2 }
$$

where .relop. is any one of: EQ, NE, GT, GE, LT, LE.
The subsequent IDL statements processed are of the form
IF (BOOL) FORTRAN equivalent of IDL statement until an 'ENDIF' statement is encountered.

INCR opr
This has the FORTRAN statement

$$
\text { opr }=\mathrm{opr}+1
$$

MOVE opr1 opr2
This has the FORTRAN statement

$$
\text { opr1 }=\text { opr } 2
$$

PUSH opr

This has the FORTRAN statement

CALL PUSH (opr)
PULL opr
This has the FORTRAN statement

CALL PULL (opr)
Note that PUSH and PULL are subroutines generated by the MEMORY module generator.

READD

This has the FORTRAN statement

$$
\operatorname{ITMP}=\operatorname{RDMEM}(X)
$$

where $X$ is some dummy argument (RDMEM is a statement function generated in MEMORY).

READI
This has the FORTRAN statements

$$
\text { ABUS }=\operatorname{RDMEM}(X)
$$

$\operatorname{ITMP}=\operatorname{RDMEM}(X)$
SET opr

This has the FORIRAN statement

$$
\text { opr }=2 * * \text { MEMSIZ }-1
$$

Note that MEMSIZ is a COMMONed variable that is initialized in the BLOCK DATA generated by the MEMORY generator module.

SHLC oprl opr2 $n$
This has the FORTRAN statement

```
oprl=MOD (Opr2* (2** n), 2** MEMSIZ) +opr2/(2** (MEMSIZ - n) )
    SHLL opr1 opr2 n
    This has the FORTRAN statement
        opr1 = MOD (opr2* (2**n), 2** MEMSIZ)
    SHRA opr1 opr2 n
        This has the FORTRAN statement
```

```
                opr1 = opr2/(2** n) +
```

                opr1 = opr2/(2** n) +
                        (opr2/(2**(MEMSIZ - 1)))*((2** n) - 1)*
                        (opr2/(2**(MEMSIZ - 1)))*((2** n) - 1)*
                        (2 ** (MEMSIZ - n))
    ```
                        (2 ** (MEMSIZ - n))
```

SHRL opr1 opr2 $n$

This has the FORTRAN statement opr1 $=\operatorname{opr} 2 /(2 * * \mathrm{n})$

WRITED

This has the FORTRAN statement

CALL WRMEM

WRITEI

This has the FORTRAN statements

$$
\begin{aligned}
& \text { IDUM }=\text { DBUS } \\
& \text { ABUS }=\text { RDMEM }(X) \\
& \text { DBUS }=\text { IDUM } \\
& \text { CALL } \quad \text { WRMEM }
\end{aligned}
$$

In the Shift instructions, $n$ need not be a constant; it may be any valid IDL operand. The DUMP operator becomes a CALL STATUS (3) statement, while the HALT is a STOP statement.

### 3.1 Introduction

This chapter will acquaint the prospective user of the SIM/GEN system with the entire simulator generating process by way of an example. A minimum configuration for the Motorola 6800 microcomputer system is chosen for this purpose. Since SIM/GEN does not take into account the $I / 0$ interface of any microcomputer system, the minimum configuration mentioned will not include such components as the Peripheral Interface Adapter or the Asynchronous Communications Interface Adapter of the Motorola 6800 family. Furthermore, certain instructions of the "interrupt" type in the instruction set of this microcomputer system will be ignored. The Motorola 6800 system to be considered will therefore consist of 128 bytes of Read/Write memory (RAM), 1024 bytes of Read Only memory (ROM), and the microprocessing unit (MPU). Frequently, reference will be made to particular pages of the SIM/GEN user's manual, so the reader is urged to have this document on hand.

To obtain a complete simulator for any microprocessor under consideration, 3 distinct and separate components of the SIM/GEN system must have been executed to successful completion. These components, called generator modules, are the MEMORY, the DECODE and the XECUTE modules. Each is associated with a user specified set of inputs, and a pre-written set of routines called a skeleton unit. SIM/GEN requires that the MEMORY and DECODE modules be run successfully at least once, while the XECUTE module must run successfully
a certain number of times depending on the number of execution classes. The details of this will be taken up later. The overall view of SIM/GEN is illustrated in Figure 1.

### 3.2 The Motorola 6800 microprocessor

The Motorola 6800 microprocessor (hereafter abbreviated M6800) is an 8-bit machine with 2 general purpose, 8-bit accumulators labelled ACCA (the A accumulator) and ACCB (the $B$ accumulator). These are used to hold operands and results from arithmetic-logic operations. There are also 3 special-purpose, 16-bit registers for use by the programmer: the Program Counter ( $P C$ ) contains the address of the instruction currently being executed; the Index Register (IX) is used to store data or a 16 -bit memory address for the indexed mode of addressing; the Stack Pointer (SP) points to a memory location that forms the "top" of a pushdown/pop-up store. In the case of the M6800, this is an area of memory set aside by the programmer for use as a stack. Normally, this must be a random access (Read/Write) type memory. Finally, an 8 -bit Condition Code register is also available for the testing of conditions resulting from the last operation. Only the low 6 bits of this 8 bit register are used, whereas the high order two are always set to ones. The testable conditions are as follows:

Bit 0 (C) - the Carry bit from bit 7 of any applicable operand result; set or cleared depending on operation.


FIGURE 1.
The Simulator Generating Process (Reprinted, SIM/GEN User's Reference Manual, Version 5.3)

Bit 1 (V) - the Overflow bit; set when operation resulted in two's complement overflow, cleared otherwise.

Bit 2 (Z) - the Zero bit; set when result was zero.
Bit 3 (N) - the Negative bit;
Bit 4 (I) - the Interrupt bit; for our purposes, not much will be said of this bit since this has to do with timing.

Bit 5 (H) - the Half-carry bit from bit 3;
The setting or clearing of these bits generally depend on the type of instruction executed. Most often, arithmetic-logic type instructions affect the $H, N, Z, V, \& C$ bits. The Half-carry bit, for instance, is affected only by 3 instructions: ADDA (add accumulator with memory), ABA (add accumulators), and ADC (add accumulator with carry). The branch instructions all leave these bits unaffected. The Motorola Programming Manual contains a complete table of Boolean formulas for calculating these bits based on the operand(s) and the result. We shall have occasion to use these in a latter part of this tutorial. The architectural properties mentioned so far are summarized on Figure 2.

### 3.3 The Motorola 6800 Instruction Set

There are a total of 72 different instructions for the $M 6800$, with 7 addressing modes. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, branch, interrupt (ignored as far as SIM/GEN here is concerned) and stack manipulation instructions. These 7 addressing modes are somewhat arbitrary, because certain
programming model of the microprocessing unit

FIGURE 2. (Reprinted from M6800 Reference and Data Sheets)
instructions admit only certain addressing modes. The branch instructions, for example, admit only the relative mode and no other. The seven modes are as follows:

Accumulator addressing: In accumulator mode, either accumulator A or $B$ is implied in the operation. These are 1-byte instructions.

Implied addressing: These are l-byte instructions in which the operand(s) is(are) implied by opcode. These are actually similar to the Accumulator mode, except that operands other than ACCA or ACCB are implied. As an example, consider the PULA instruction (PULL data into ACCA). This is a stack manipulation instruction that will add 1 to the contents of the Stack Pointer, and load the contents of the memory location pointed to by the $S P$ into accumulator A. Both ACCA and the stack pointer are implied in the instruction.

Immediate addressing: In this mode, the operand is contained in the second byte of the instruction, except for 3 instructions: LDS (load Stack Pointer), LDX (load Index Register) and CPX (compare Index Register). For these 3 instructions, the operand is contained in the second and third bytes of the instruction. Hence, an instruction in the immediate mode of addressing may be 2 or 3 bytes in length as noted.

Direct addressing: In direct addressing, the address of the operand is contained in the second byte of the instruction. This allows for direct addressing of the first 256 memory locations. Accordingly, enhanced execution times are achieved by storing the
most frequently used data in these locations (zero through 255). These are 2-byte instructions.

Extended addressing: When the address of the operand is greater than 255, i.e., when it is desired to address memory locations that are not among the first 256 locations, extended addressing is used. Naturally enough, these are 3-byte instructions and the address of the operand is made up of the second and third bytes of the instruction: the second byte making up the high order 8 bits and the third byte making up the low order 8 bits of the resulting 16 -bit address. This represents an absolute location in memory.

Indexed addressing: In indexed addressing, the address contained in the second byte of the instruction is added to the Index Register's lowest 8 bits. The carry is then added to the high-order 8 bits of the Index Register. The result is used to address memory. Note, that this is actually adding an offset that is at most 255 in magnitude. This is an unsigned value. The Index Register is not affected when this mode of addressing is used, since the effective address resulting from the addition of the 8 -bit offset is held in some temporary address register. These are also 2-byte instructions.

Relative addressing: In relative addressing, the address contained in the second byte is treated as a signed, 7-bit value. This is added to the Program Counter's lowest 8 bits, plus two. The carry or borrow is then added to the high 8 bits. This allows for addressing data within a range of -125 to +129 bytes of the present instruction.

The only instructions that admit this mode (and only this) are the branch instructions. An obvious limitation exists: if one wishes to branch on certain testable conditions (of the condition code register), one cannot directly do so if the desired location is not within the range just described. These are also 2-byte instructions. The M6800 has fixed-size opcodes of 8 bits/opcode. Taking into account all the valid addressing modes for every instruction, there are actually 197 instructions in the instruction set of the M6800. These are summarized in Figures 3.1 through 3.4. Figure 2 is a table of the symbols used to describe the instructions on Figures 3.1-3.4. Figure 4 explains some of the special instructions. Note the condition code settings on the last column of each instruction.

### 3.4 MEMORY module for the M6800

The user-required input to the MEMORY module is found on pages 16-23 of the SIM/GEN user manual. There are only 6 cards required from the user for this module, and in the case of the M6800 that we wish to generate a simulator for, our data cards will look like the following (each line represents 1 Hollerith card image):

```
    0
9
    8 (0,7F) (80,47F,R)
    MEM
    MOTOROLA }680
    1
Our first card tells SIM/GEN that the M6800 has no General Registers (see page 63). In SIM/GEN usage, a general register is one capable of being addressed explicitly in an instruction. The M6800
```


FIGURE 2 (Reprinted from M6800 Reference \& Data Sheets)

INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

FIGURE 3.2 (Reprinted from M6800 Reference \& Data Sheets)



| DPERATIONS | MNEMONIC |  |  |  | Bdolean operation | COND. CODE REG. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IMPLIED |  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | Op | $\sim$ | \# |  | H | 1 | M | 2 | v | c |
| Ciam Carty | CLC - | OC | 2 | 1 | $0 \rightarrow \mathrm{C}$ | $\bullet$ | - | - | - |  | A |
| CDea Intwrupt Mask | CLI | DE | 2 | 1 | $0 \rightarrow 1$ | - | R | - | - | - | - |
| Clean Overtiow | CLV | OA | 2 | 1 | $0 \rightarrow V$ | - | - | - | - | A | - |
| Set Carry | SEC | OD | 2 | 1 | $1 \rightarrow c$ | - | - | - | - | - | S |
| Set Interrupt Mask | SEI | OF | 2 | 1 | $1 \rightarrow 1$ | - | S | - | - | - | $\bullet$ |
| Set Overtiow | SEV | OB | 2 | 1 | $1 \rightarrow V$ | - | - | - | - | S | - |
| Acmitr A $\rightarrow$ CCR | TAP | 06 | 2 | 1 | $A \rightarrow$ CCA |  |  |  |  |  |  |
| CCR $\rightarrow$ Acmitit | TPA | 07 | 2 | 1 | CCR $\rightarrow$ A | - | - | - | - | - | - |

## CONDITIOM CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)
(Bit V) Test: Result $=10000000$ ?
(Bit C) Tast: Result $=00000000$ ?
(Bit C) Test: Decimal value of most significant BCD Charster greater than nine? (Not deared if previously set.)
(Bit V) Test: Operand $=10000000$ prior to axecution?
(Bit V) Test: Operand $=01111111$ prior to execution?
(Bit V) Test: Set equal to result of $N \oplus C$ after shitt has occurred
(Bit N) Test: Sign bit of most significant (MS) byte $=1$ ?
(Bit V) Test: 2's complement overtiow from subtraction of MS bytes?
(Bit N) Test: Resull leas than rero? (Bit $15=1$ )
(All) Load Condition Code Register from Stack. (See Special Operations)
(Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interfupt is required to exit the wit mate.
(All) Set according to the contents of Accumulator $A$.

FIGURE 3.4 (Reprinted from M6800 Reference \& Data Sheets)

## SPECIAL OPERATIONS

 SSR. JUMP TO SUBROUTINE:

ESR, BRANCH TO SUBROUTINE:


MMP, JUMP:


RTS. RETURN FROM SUBROUTINE:


| SP | Stack |
| :---: | :---: |
| SP |  |
| $S P+1$ | $\mathrm{N}_{\mathrm{H}}$ |
| $\rightarrow \mathrm{SP}+2$ | $\mathrm{N}_{\mathrm{L}}$ |



RTI, RETURN FROM INTERRUPT:


| SP | Stack |
| :---: | :---: |
| SP | Condition Code |
| SP + 1 | Acmitr B |
| SP +2 | Acmitr $A$ |
| SP + 3 | Index Register ( $\mathrm{X}_{\mathrm{H}}$ ) |
| SP + 4 | Index Register ( $X_{l}$ ) |
| SP + 5 | $\mathrm{N}_{\mathrm{H}}$ |
| SP + 6 | $\mathrm{N}_{\mathrm{L}}$ |
| SP + 7 |  |

PC Main Program
Next Main Instr.

FIGURE 4 (Reprinted from Reference and Data Sheets)
has no occurrence of such a register, since the $A$ and $B$ accumulators are addressed solely on the basis of the opcode, and not on any extra operand field. In fact, in the accumulator mode of addressing, there are no operand fields: the one-byte opcode is sufficient. A similar case exists for those in the implied mode of addressing.

Our 9 Special Registers are assigned to SIM/GEN as follows:
SREGO - accumulator A.
SREG1 - accumulator B.
SREG2 - Index Register.
SREG3 - Half-carry bit of the condition code register.
SREG4 - Interrupt bit of the condition code register.
SREG5 - Negative bit of the condition code register.
SREG6 - Zero bit of the condition code register.
SREG7 - Overflow bit of the condition code register.
SREG8 - Carry bit of the condition code register.
The Interrupt bit is accomodated for the sake of completeness, although we shall have no occasion to really use it for simulation. It is obvious that the condition code register was chosen not to be represented to SIM/GEN as a stand-alone register. This would considerably ease the instruction definitions for the XECUTE module when these bits of the condition code register would have to be set or cleared depending on the instruction. If maintained as a single Special Register to SIM/GEN, the user will face the extra burden of having to "shift-and-mask" each time a particular bit is being
considered.
The Program Counter and the Stack Pointer of the M6800 have not been declared as Special Registers since SIM/GEN has a set of operands which already include them. The names PC and STACKP have been given to registers with similar functions (see page 65).

The third data card indicates bit width of the M6800: 8 bits. The two memory segments so declared are considered the minimum for a M6800 configuration. We chose the first 128 memory locations to be a RAM type of memory, and the next 1024 to be ROM. Hence the first segment will have addresses in the range from 0 to 127 (decimal), while the next segment are in the range from 128 to 1151 (decimal). The equivalent form in hexadecimal SIM/GEN notation are shown on the third card.

The fourth data card simply indicates that our stack for the M6800 is memory-based. The fifth data card is our machine name. The sixth card indicates the number of memory words that must be fetched for every execution cycle to uniquely determine the instruction opcode. In the M6800, this is exactly 1 memory word. This completes the description of the required user input for the MEMORY module. An actual generation run for the above data set is shown on Figure 5.
3.5 DECODE module for the M6800

Pages 8-15 of the reference manual describe the user required input to the DECODE module. Our input to the DECODE module is shown

FIGURE 5 (MEMORY generation run)
on Appendix B. For uniformity, we have retained the same scheme used for specifying the translation classes in using ASM/GEN earlier in this paper. There are 7 execution classes:

Class 1: All the instructions in the accumulator and implied mode of addressing have been grouped under this class. These are simply the l-byte instructions. There are 51 of them.

Class 2: A11 the instructions in the relative mode of addressing fall under this execution class. These are all the branch instructions in the instruction set (note: JSR, jump to subroutine, and JMP, unconditional jump, are not in relative mode. There is, however, nothing in SIM/GEN to prevent us from including, for instance, the JMP instruction in indexed mode in Class 2.). There are 16 such instructions.

Class 3: All instructions in the direct mode of addressing are grouped in this class. There are 27 instructions in this class.

C1ass 4: A11 2-byte immediate mode instructions. There are 20 instructions in this execution class. Note, that the 3-byte immediate mode of addressing instructions cannot be members of this class.

Class 5: All 3-byte immediate mode instructions. There are only 3 instructions in this execution class: LDX (load IX with a 16-bit immediate operand field); CPX (compare IX with a 16-bit immediate operand field); and LDS (load Stack Pointer with a 16-bit immediate operand field).

Class 6: All indexed mode of addressing instructions. There are

40 instructions in this class.
Class 7: All extended mode of addressing instructions. There are also 40 instructions in this class and they parallel the Class 6 instructions. That is, every instruction that admits the indexed mode of addressing also admits the extended mode of addressing, and conversely.

An actual generation listing for the above classification, using the data set found in Appendix B, is shown in Figure 6 below.

### 3.6 Class 2 and the XECUTE module

The instructions of this execution class admit the relative mode of addressing. All leave the condition code register unaffected. Each is of the form

IF condition THEN branch to effective address, and may be easily described to STM/GEN using the IF statement of IDL. Each testable condition involves a check of one or more of the status bits in the condition code register. If more than 1 status bit is involved, a calculation must first be performed and the result of the calculation held in some temporary IDL operand TEMPi (i from 1 to 8, inclusive). The check is then performed against the temporary operand holding the result of calculation. The complete list of the testable conditions for each instruction is found in Figure 3.3 under the column labelled "Branch Test". The complete set of inputs to SIM/GEN for this class is shown on the following pages.

Since any instruction requires the calculation of an effective


FIGURE 6 (DECODE generation run)



|  | CONCAT | TEMP3 | $F F+16$ (8) | TEMP3 | CLS 2 | 117 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENOIF |  |  |  |  | CLS2 | 119 |
| ADD | TEYP2 | TEMP 2 | TEMP 3 |  | CLS 2 | 119 |
| AND | TEMP 2 | TEMP2 | FFFF*16 |  | CLS2 | 120 |
| RETURN |  |  |  |  | CLS2 | 121 |
| ENDINSTR |  |  |  |  | CLS2 | 122 |
| ENOCLASS |  |  |  |  | CLS2 | 123 |

address if its testable condition is true, this common task may be factored out using the subroutine definition capability of IDL. Two operands are necessary to this task of calculating the effective address: the program counter ( $P C$ ), and the first operand field of the instruction (known to SIM/GEN as IMM1). These are passed as actual parameters to the subroutine BRNHTO (CLS2.113-123), since the only operands allowed in the body of a user-defined subroutine in IDL are the temporary IDL operands TEMP1, TEMP2 ... TEMP8 (page 53). The CALL statement in IDL is then used to invoke the subroutine, with the actual parameters replacing the formal parameters in the usual understanding of a FORTRAN CALL (by reference).

The BRNHTO subroutine simulates the calculation of the effective address for the relative mode of addressing of the 16800 microprocessor: the second byte of the instruction treated as a 7-bit signed value (TEMP1) is added to the 16 -bit program counter (TEMP2), plus 2. Upon entry, a check is first made to find out if the 7 -bit signed offset is negative. If so, the equivalent negative number in 16 -bit format is generated using the CONCAT operation (page 52) of IDL. The result is held in TEMP3 and then added to the contents of the program counter (CLS2.119). The AND operation before the RETURN ensures that only the low 16 bits are kept on the host word. If this is not done, an incorrect $P C$ value is very likely to result. Consider the case when $P C=0080$ and $I M M 1=F B$, both expressed in hexadecimal. Since TMM1 is a 7 -bit signed value ( -5 in $2^{\prime} \mathrm{s}$ complement), it becomes FFFB,
which is the 16 -bit signed value equivalent. When the addition is carried out on the host word (of 60 -bits in our case), the sum is 1007B and is not correct! Only by masking out the low 16 bits is the correct answer of 7 B obtained.

A second point to be made here concerns the question: why is 2 not added to the PC? This has to do with the simulator that SIM/GEN produces. It is natural to assume that during program execution (not to be confused with program simulation) the instruction currently executed has its address in the $P C$. In the case of this 2 -byte relative mode of addressing instruction of the $M 6800$, it is quite correct to make the analogous assumption that the program counter contains the address of the opcode (the first byte of the 2 -byte instruction). This is not the case with the simulator produced by SIM/GEN. Upon entry to the code proper to simulate an instruction, the value of the PC is already 1 more than the address of the 1 ast memory word comprising the simulated instruction. That is, PC has been advanced to point to the next instruction. Adding 2 to the PC in this instance would result in an incorrect simulation for this class of instructions. To summarize, we note the following:
(1) CALLing a subroutine DEFINEd in IDL assumes that binding with the actual parameters from the calling statement is ordered as in FORTRAN (call by reference). Care must be taken, therefore, not to involve the parameters in destructive-type IDL operations (hence the MOVE statement at CLS2.114).
(2) The bit-width of the host-word is particularly important in arithmetic operations. The simulated operands have bitwidths of their own and the two must not be confused. Throughout, in this tutorial, our host machine has a 60 -bit word. (3) At the instruction emulation level, the program counter already contains the address of the next instruction in sequence. This is characteristic of the generated simulator.
(4) The M6800 microprocessor, our target machine in this tutorial, uses $2^{\prime}$ s complement arithmetic. But our host machine, the CDC-6400, is a $l^{\prime}$ 's complement machine. The details of this will be taken up in a later section.

### 3.7 The condition code subroutines

This section will deal with the condition code settings that are affected by certain instructions as noted in Figures 3.1-3.4. The mode of addressing has nothing to do with the setting or clearing of a particular status bit of the condition code register. So these routines will be needed according to instruction, not addressing mode. Our classification scheme is by addressing mode and tends to obscure this commonality somewhat. So this section will present the subroutines that are CALLed from more than 1 execution class. We start with the following table, condensed from Figures 3.1, 3.2, 3.4:

SREGn
Addition
Half-Carry
(3)

$$
P_{3} Q_{3}+P_{3} \bar{R}_{3}+\bar{R}_{3} Q_{3}
$$

(5)

Negative

## Zero

Overflow Carry (8)
(6)

Subtraction
unaffected

Shift
unaffected
$R_{7}$
all bits $=0$
all bits $=0$
all bits $=0$
$\mathrm{P}_{7} \mathrm{Q}_{7} \overline{\mathrm{R}}_{7}+\overline{\mathrm{P}}_{7} \overline{\mathrm{Q}}_{7} \mathrm{R}_{7} \quad \quad \mathrm{P}_{7} \overline{\mathrm{Q}}_{7} \overline{\mathrm{R}}_{7}+\overline{\mathrm{P}}_{7} \mathrm{Q}_{7} \mathrm{R}_{7}$ N 0 C
(8) $\quad P_{7} Q_{7}+P_{7} \bar{R}_{7}+\bar{R}_{7} Q_{7}$
$\bar{P}_{7} Q_{7}+Q_{7} R_{7}+R_{7} \bar{P}_{7} P_{0} / P_{7}$

For the arithmetic-type operations, it is assumed that $R=P+Q$ (addition), or $R=P-Q$ (subtraction). The subscripts denote the bit positions of these 8 -bit operands. In the usual understanding, $\overline{\mathrm{P}}_{7}$ implies the complement operation on bit 7 (using a right-to-left numbering with 0 as the rightmost) of the operand $P$; $P Q$ implies the logical and operation of $P$ and $Q, P+Q$ the $\operatorname{logical}$ or operation, and $P \oplus Q$ the exclusive or operation. The Carry bit setting for the Shift (all Rotate, Shift arithmetic or logical instructions) depends on the initial operand's left-most or right-most bit, the former if a left shift operation is involved, the latter is a right shift.

The following table contains the subroutine names defined to implement each of the necessary status bit settings:

| Addition | Subtraction | Shift |
| :--- | :--- | :--- |
| CARYHA |  |  |
| SIGN | SIGN | SIGN |
| ZERO | ZERO | ZERO |
| OVERFA | OVERFS | NZVCB |
| CARYSA | CARYSS | NZVCB |

The IDL statements for these routines are contained between CLS1.318-423. In the last column, the SIGN and ZERO routines are
actually embedded in the NZVCB subroutine (CLS1.318-328).
SIGN and ZERO (CLS1.343-356) are both self-explanatory. Each is DEFINEd with 2 parameters, the first parameter being the operand whose sign bit is to be checked for a '1' (for SIGN), or, for which a zero check on all bits is wanted (for ZERO). The second parameter will always be SREG5 for SIGN and SREG6 for ZERO for all CALL's.

The CARYHA, OVERFA, OVERFS, CARYSA and CARYSS subroutines are implementations of the Boolean formulas corresponding to the first table. As is evident from the table, 3 operands are necessary to establish the correct setting for the status bits involved. The first 3 parameters of these 5 subroutines serve this purpose and will always correspond respectively to $R, P$, and $Q$ in the table. Recall that we are considering $R=P+Q$ (addition) and $R=P-Q$ (subtraction). The fourth parameter will always be SREG3 for CARYHA, SREG7 for OVERFA and OVERFS, and SREG8 for CARYSA and CARYSS. These assumptions are necessary to build up other subroutines that combine the ones already defined. HNZVCA (CLS1.387-394) and NZVCS (CLS1.465471) are examples of this form of build-up: this way, the condition code setting for a large number of instructions may be invoked by a single CALL statement at the instruction definition level without digressing from the IDL statement or statements for the instruction itself.

A difficulty involved in reading the subroutine definitions in IDL arises from the restriction that the only operands (apart from
constants) appearing in subroutine definitions are the IDL temporary registers TEMP1 ... TEMP8. But even at the instruction definition level, where more helpful mneumonics have been provided for such operands as PC, STACKP, IMMi, there is still a considerable degree of difficulty in remembering, say, what SREGO stands for. For purposes of the subroutines involved in this section, we urge the substitution of TEMP1, TEMP2 and TEMP3 everywhere for $R, P$, and $Q$ respectively and referring back to the first table presented. TEMP4 will depend on the particular routine as earlier noted. Thus:

| CARYHA | R | P | Q | H |
| :--- | :--- | :--- | :--- | :--- |
| CARYSA | R | P | Q | C |
| CARYSS | R | P | Q | C |
| OVERFA | R | P | Q | V |
| OVERFS | R | P | Q | V |

where $R=P+Q$ or $R=P-Q(R=$ Result, $P=$ first operand, $Q=$ second operand). At the next "higher" level, we would have:

| HNZVCA | R | P | Q | H | N | Z | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| NZVCS | R | P | Q | N | Z | V | C |
| NZVCB | R | P | N | Z | V | C | mask. |

In the above, HNZVCA will handle the $R=P+Q$ (addition) instructions. NZVCS will handle the $R=P-Q$ (subtract) instructions. NZVCB involves only $R$ and $P$ since this is the group of "shift" (CLS1.120-187) operations and so has a single operand. The last parameter, denoted by "mask", is either a mask for bit 7 (if shift
direction was left-ward) or for bit 0 (if shift direction was rightward). The mask is applied on $P$, the operand.

A last subroutine is the NZR subroutine defined at CLS3.195-200. It is called at a large number of instruction definitions and involves checking the Negative and Zero status bits, and resetting the Overflow bit to 0. It is invoked in some cases where the Negative and Zero status bits are to be checked as usual, but where the Overflow bit is set or cleared in a different manner. In this latter case, the third parameter is a dumm TEMP7. The reader will observe numerous occurrences of

CALL NZR result SREG5 SREG6 SREG7, or
CALL NZR result SREG5 SREG6 TEMP7,
usually with load/store accumulators instructions, accumulator and memory word operation instructions, test or transfer accumulator/ memory instructions (see Figure 3.1 right-hand column).

This completes the condition code setting subroutines.

### 3.8 Two's complement arithmetic

In this section, the subroutine to perform $2^{\prime}$ s complement arithmetic on the 1 's complement host machine will be defined. Three parameters, corresponding to the calculated difference, the minuend and the subtrahend are necessary for this purpose. The IDL subroutine will have the form

## DEFINE SUBTR TEMP1 TEMP2 TEMP3.,

where it is assumed that the operation
is to be carried out. In the ensuing discussion, the operands are assumed to be 8 bit operands for the purpose of simulating the M 6800 . But the fact that they will be simulated on the 60 -bit host word must not be overlooked.

Consider first the following IDL statements to carry out the desired subtraction:

| CLEAR | TEMP1 |  |  | . zero difference |
| :--- | :--- | :--- | :--- | :--- |
| IF | TEMP2 | EQ | TEMP3 |  |
|  | RETURN |  |  | . if minuend = subtrahend |
| ENDIF |  |  |  | . complement subtrahend |
| COMTWO | TEMP1 | TEMP3 |  |  |
| AND | TEMP1 | TEMP1 | 255 |  |
| ADD | TEMP1 | TEMP2 | TEMP1 | . get difference |
| AND | TEMP1 | TEMP1 | 255 |  |
| RETURN |  |  |  | . done |

If the minuend is equal to the subtrahend, the answer is obvious. Otherwise, in the usual understanding of machine subtraction, we must add to the minuend the negative representation of the subtrahend. This is achieved by the COMIWO operation in IDL. To insure that we are working only with the low 8 bits of these 60 -bit operands, a mask (= FF hexadecimal) is performed on the result to clear any garbage beyond the 8 th bit. As earlier noted in section 3.6 , incorrect operands may subsequently appear if this "safeguard" is not observed. The ADD operation generates the desired difference and is followed by the same safeguard. The importance of this safeguard cannot be overemphasized: consider the simple case when SUBTR is called with the following actual parameters

```
(TEMP2) = 1111 1111 (-1)
(TEMP3) = 0000 0011 (+3)
```

Upon entry, the higher-ordered bits beyond the 8 th bit in these 60 -bit host words are clear. The COMTWO operation, which translates into the FORTRAN statement

$$
\text { TEMP1 }=- \text { TEMP } 3+1
$$

will execute as follows

| $($ TEMP3 $)$ | $=0$ | $\ldots$ | 0 | 0000 | 0011 | . initially |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $=1$ | $\ldots$ | 1 | 1111 | 1100 | . after -TEMP3 |
| $($ TEMP1 $)$ | $=1$ | $\ldots$ | 1 | 1111 | 1101 |  |

Without the mask of the low 8 bits, the situation just before the ADD looks like

$$
\begin{array}{llllll}
(\text { TEMP2 })= & 0 & \ldots & 0 & 1111 & 1111 \\
(\text { TEMP1 })=1 & \ldots & 1 & 1111 & 1101 .
\end{array}
$$

When the ADD is executed, a carry is propagated into and out of the highest ordered bit (60th bit), causing an "end around" carry that is automatically done by the host machine, which results in:

$$
(\text { TEMP1 })=0 \ldots 0 \quad 1111 \text { 1101. } \quad(-3)
$$

This is an incorrect result, if it is to be interpreted as an 8 -bit signed value for the $\mathbf{M} 6800$ machine, which in 2 's complement representation is -3 (decimal). The point here is clear: at any stage during the simulation of an $n$-bit operand, the higher ordered ( $60-\mathrm{n}$ ) bits of the host word must always be kept clear (i.e., zeroes).

Two other checks have to be done separately. These stem from the fact that in the 1 's complement machine, the number 0 has 2 different representations; all ones or zeroes. An extra effort must be
made to get around this. When, for instance, SUBTR is invoked with $(T E M P 3)=0($ all zeroes $)$, the COMTWO operation executed in the context of the host machine generates a positive 1 , which then gets added to the minuend. Subtracting zero will increment the minuend. If now (TEMP3) $=1$, COMTWO will result in a string of ones which is zero to the machine. In this case, subtracting 1 leaves the minuend unaffected. As it turns out, the subsequent mask should correct the situation, but the compiler involved had "avoid negative zero" code in the first place, so that at the IDL level of simulation, we must treat this as a special case.

The complete text for SUBTR is shown on 1 ines CLS1.431-449. An equivalent for 16 bit operands which will be necessary for some M6800 instructions, is shown on 1ines CLS3.232-250.
3.9 XECUTE module for the M6800

Referring to Figures 3.1 and 3.2 , we observe that many instructions can be emulated by a single IDL operation. For those with more than 1 mode of addressing, only the operand fetch step is different. The rest is completely identical. This property is most evidently brought out through the LDAA instruction, (load accumulator A). The 4 sets of IDL statements for this instruction in the direct, immediate, indexed, and extended mode of addressing are as follows:

| LDAAD - LOAD ACCA FROM MEMORY, DIRECT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 963.0 |  |  |  |  |  |
| CALL | GETOPN | IMM1 | ABUS . |  |  |
| MOVE | SREG0 | DBUS |  |  |  |
| CALL | NZR | SREG0 | SREG5 | SREG6 | SREG7. |
| ENDINSTR |  |  |  |  |  |
| LDAAI - LOAD ACCA FROM IMMEDIATE |  |  |  |  |  |
| 86 2.0 |  |  |  |  |  |
| MOVE | SREG0 | IMM1 |  |  |  |
| CALL | NZR | SREG0 | SREG5 | SREG6 | SREG7. |
| ENDINSTR |  |  |  |  |  |
| LDAAX - LOAD ACCA FROM MEMORY, INDEXEDA6 |  |  |  |  |  |
|  |  |  |  |  |  |
| CALL | GETXOP | IMM1 | SREG2 | ABUS . |  |
| MOVE | SREG0 | DBUS |  |  |  |
| CALL | NZR | SREG0 | SREG5 | SREG6 | SREG7. |
| ENDINSTR |  |  |  |  |  |
| LDAAE - LOAD ACCA FROM MEMORY, EXTENDEDB6.¢.0 |  |  |  |  |  |
|  |  |  |  |  |  |
| CALL | GETEOP | IMM1 | ABUS . |  |  |
| MOVE | SREGO | DBUS |  |  |  |
| CALL | NZR | SREG0 | SREG5 | SREG6 | SREG7. |
| ENDINSTR |  |  |  |  |  |

The immediate mode of addressing does not require a memory reference for the operand so the MOVE statement is not preceded by any CALL. GETOPN, GETXOP and GETEOP correspond to the direct, indexed and extended addressing mode routines to fetch the operand using the bus-organized assumption in SIM/GEN. The body of the subroutines should be self-explanatory: upon return the desired operand is in the data bus.

Every instruction with an immediate mode of addressing will also have the direct, indexed and extended modes of addressing. The exceptions to these are the store operations, STAA, STAB, STX, and STS. The indexed and extended modes (CLS6 and CLS7) are completely
identical following the CALL GETXOP or GETEOP, except for the JMP and JSR instructions (CLS6.305-320, CLS7.301-314). Note, that there are several instructions that deal with 16 -bit operands, as in LDX, LDS, STX, STS (load, store/index register or stack pointer). The NZVLO, STOLOP and GETLOP (CLS3.201-231) are concerned with the status bit settings, storing \& fetching of 16 -bit operands.

The routines earlier defined concerning the status bits may now be CALLed where appropriate. In the special cases, the setting is localized, as for instance, in the CPX instruction (CLS5.6-17). The majority of the instructions CALL the ones already defined (NZR, HNZVCA, NZVCS, NZVCB). The details of the emulation code in IDL for all the instructions should be evident from the statements themselves. The remainder of this section is devoted to presenting the less obvious ones.

JSR - Jump to subroutine admits the indexed (CLS6.310-320) and extended (CLS7.305-314) modes of addressing. The operation is graphically illustrated on Figure 4. Note that in the indexed mode, the return address is 2 bytes away from the present instruction. In the extended, it is 3 bytes. Although this is to be noted, we already have the return address in the PC (program counter) upon entry to the emulation code for these instructions, because as already pointed out in section 3.6 , the SIM/GEN simulator does it in the operand extract process. Adding 2 or 3 to $P C$ would result in an incorrectly simulated return address. The return address is 16 bits, and must
be kept on the next 2 bytes of the stack. This is accomplished by the 2 AND operations and the SHRL (to right justify the high order 8 bits) operation, followed by the PUSH. Note that the low byte must be PUSHed first.

The only other instruction that requires a detailed explanation is the DAA instruction (Decimal Adjust Accumulator A). In the 8-4-2-1 BCD (Binary Coded Decimal) representation, each decimal digit is represented by its equivalent 4 -bit code in binary. That is:

$$
\begin{aligned}
& 0=0000 \\
& 1=0001 \\
& 2=0010 \\
& 3=0011 \\
& 4=0100 \\
& 5=0101 \\
& 6=0110 \\
& 7=0111 \\
& 8=1000 \\
& 9=1001
\end{aligned}
$$

The above convention is so widely used, people hardly qualify it with the 8-4-2-1 when they say BCD. There are actually 2 more types of BCD, called the $2-4-2-1$ and the excess -3 BCD codes, but we shall not be concerned with these.

In the binary addition of decimally interpreted operands, (that is, operands of the form $0=0_{1} 0_{2}$, where 0 is 8 bits, $0_{1}$ is the highorder 4 bits and $0_{2}$ low order 4 bits, with $0_{1}$ and $0_{2}$ having only values from 0 to 9 ) the following 3 situations may arise (consider 4 bitoperands for the moment):
(1) The sum $S$, of the 2 digits is such that $S$ is in the range (0000, 1001) inclusive, so the result is correct;
(2) $S$ is in the range $(1010,1111)$, in which case the result is a nonvalid $B C D$ combination, so a correction is required;
(3) $S$ is in the range $(10000,11001)$ in which case a carry is generated and the result - as read in the assumed BCD code is incorrect.

A correction is required in some cases and none in others. The solution is to add 6 decimal to the result when a correction effort is required. Consider:
(1) $5_{10}=0101$
$\frac{310}{\operatorname{sum}}=1000=8_{10}$ (correct result)
(2) $6_{10}=0110$
$\frac{8_{10}=1000}{(\text { sum }=)} 1110$ (nonvalid BCD number) 0110 (add 610)
$\overline{\text { sum }}=10100=1410$ (correct BCD result)
(3) $910=1001$
$\frac{8_{10}=1000}{(\text { sum=) } 10001}$ (a carry is generated and the result is incorrect)
$\frac{0110}{\text { sum }=10111}=1710\left(\right.$ add $\left.6_{10}\right)$ (correct BCD result)

The DECIML (CLS1.450-463) is defined with 3 parameters that have the following meanings:

TEMP1 = a 4 bit operand that is either the high 4 bits or low 4 bits of an 8-bit M6800 byte.

TEMP2 = either SREG3 or SREG8, depending on whether the low (SREG3) or high (SREG8) 4 bits are examined;

TEMP3 $=$ returned as a flag to indicate that a carry was generated
in the adjustment phase (i.e., in the addition of $6_{10}$ );
To decimally adjust ACCA, (CLS1.63-75) we mask out the low and the high 4 bits into TEMP1 and TEMP2 respectively, and invoke DECIML to do the necessary correction. In adjusting the low 4 bits, DECIML is called with a second parameter of SREG3 - the Half-Carry flag of the condition code register. This is indeed important to the DECIML routine as there would be no way of finding out whether the previous add resulting in the current contents of ACCA resulted in a carry out of bit 3 (the 4th bit). The second call uses SREG8 - the Carry flag bit - for the same reason. Upon return from the first call, the result flag TEMP3, must be added to the high order 4 bits (TEMP2) first before further adjustment is to be performed.

Returning to the DECIML subroutine, we begin by clearing the return flag parameter (TEMP3) and check to see if any adjustment is required. That is, we ask if operand is greater than 9 or was a carry generated? If not, simply return. If either condition in question is satisfied, the flag is set and 610 is added to TEMP1.

When both the high and low order 4 bits of ACCA have been adjusted, the CONCAT operation is used to establish the decimally adjusted ACCA. The Carry bit, if previously set, cannot be cleared by the DAA instruction. If previously cleared, it will depend on the adjustment of the high order 4.

In closing, observe the following:
(1) The "safeguard" operation (section 3.6) of masking out the
low 8 or 16 bits of any arithmetic operand result is followed
throughout all execution classes.
(2) The DECR operation of IDL is avoided for the same reasons as the extra check needed in SUBTR to treat a subtrahend of 1 separately (see CLSI.76-89). Instead, an add with a negative 1 in $2^{\prime} \mathrm{s}$ complement form is performed.
(3) The status bit setting routines are effectively grouped for sets of instructions that set/clear these bits under identical conditions. Examples are NZR, NZVCS, HNZVCA, NZVCB.
(4) The program counter will have as its contents the location of the next available instruction upon entry to the emulation code for an instruction. Instructions affecting the PC (Class 2, JSR) should take this into account.
(5) The bus organized assumption is observed at all phases of simulation. This includes the instruction fetch and operand fetch routines generated at the DECODE module generator. This also explains the state of the $P C$ as noted in (4).

## REFERENCES

(1) SIM/GEN 5.3 User's Reference Manual, University Computer Center, by Mueller \& Johnson (1976).
(2) ASM/GEN 5.1 User's Reference Manual, University Computer Center, by Mueller \& Johnson (1976).
(3) Designing With Microprocessors, IEEE Compcon Fal1 76, Catalog no. 76CH1178-3C.
(4) The M6800 Systems Reference and Data Sheets, Motorola Semiconductor Products INC., 1975.
(5) The M6800 Microprocessor Programming Manual, Motorola Semiconductor Products INC., 1975.
(6) SIGPLAN Notices, Vol. 11, 非4 Apri1 1, 1976, Proceedings, Interface Meeting on Programming Systems in the Small Processor Environment.
(7) Introduction to Microcomputers \& Microprocessors, by Barna \& Porat (John Wiley, 1976).

# APPENDIX A: ASM/GEN input for the M6800 microprocessor 

|  |  |  | 0 | 0 |  | ANOEI | C4 |  | Coxx | AC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 |  | $B$ | 8 |  | BItai | 85 |  | Loxx | EE |  |
| 1 | 1 | 1 | 8RA | 20 |  | BITBI | C5 |  | $\operatorname{Los} x$ | AE |  |
| 0 |  |  | BCC | 24 |  | CHPAI | 81 |  | STXX | EF |  |
| 8 |  |  | BCS | 25 |  | CHPEI | C1 |  | Stsx | AF |  |
| A 34 | 18 |  | gea | 27 |  | EORAI | 88 |  | JMPX | 6 E |  |
| CLRA | 4 F |  | BGE | 2 C |  | EOREI | C8 |  | JSRX | A 0 |  |
| CLRB | 5 F |  | BGT | $2 E$ |  | LOAAI | 86 |  | END |  |  |
| CBA | 11 |  | BHI | 22 |  | LDABI | C6 |  | 7 | 2 | 3 |
| COMA | 43 |  | BLE | $2 F$ |  | ORAAI | 8 A |  | 16 | 0 |  |
| COMB | 53 |  | 8LS | 23 |  | ORABI | CA |  | 8 | 16 |  |
| NEGA | 40 |  | BLT | 20 |  | SUBAI | 80 |  | ADDAE | B9 |  |
| NEGB | 50 |  | BMI | 28 |  | SUBBI | co |  | ADDEE | F3 |  |
| DAA | 19 |  | BNE | 26 |  | S3CAI | 82 |  | adcae | 89 |  |
| DECA | 4 A |  | EvC | 23 |  | S $\mathrm{ClCaI}^{\text {a }}$ | C2 |  | ADC BE | F9 |  |
| DECB | 54 |  | gus | 29 |  | END |  |  | andae | B4 |  |
| INCA | 4 C |  | BPL | 24 |  | 5 | 2 | 3 | ANDBE | F4 |  |
| INCB | 5 C |  | BSR | 80 |  | 16 | 0 |  | bitae | 85 |  |
| PSHA | 36 |  | END |  |  | 8 | 16 |  | BITBE | F5 |  |
| PSHB | 37 |  | 3 | 2 | 2 | cox | 8 C |  | CLRE | 7 F |  |
| PULA | 32 |  | 0 | 0 |  | LOXI | CE |  | ChpaE | 91 |  |
| Pul ${ }^{\text {a }}$ | 33 |  | 8 | 8 |  | LOSI | $8 E$ |  | CMP BE | F1 |  |
| ROLA | 49 |  | ADDAD | 93 |  | END |  |  | COME | 73 |  |
| ROL ${ }^{\text {B }}$ | 59 |  | ADOED | D8 |  | 6 | 2 | 2 | NEGE | 70 |  |
| RORA | 46 |  | ADCAD | 99 |  | 8 | 0 |  | DECE | 74 |  |
| RORE | 56 |  | ADCB0 | 09 |  | 8 | 8 |  | EORAE | B8 |  |
| ASLA | 49 |  | ANOAD | 94 |  | a 00 AX | AB |  | EOR BE | F月 |  |
| ASLE | 50 |  | ANDBD | 04 |  | 400日X | E9 |  | INCE | 70 |  |
| ASRA | 47 |  | BITAD | 95 |  | AOCAX | A9 |  | LodaE | 86 |  |
| ASRB | 57 |  | BITBO | D5 |  | ADC BX | E9 |  | LOABE | F6 |  |
| LSRA | 44 |  | CMPAO | 91 |  | ANDAX | A 4 |  | ORAAE | 84 |  |
| LSR B | 54 |  | CMPBO | 01 |  | ANOBX | E4 |  | ORA BE | FA |  |
| SBA | 10 |  | EORAO | 95 |  | gitax | 45 |  | ROLE | 79 |  |
| TAB | 16 |  | EORGO | 08 |  | BITBx | E5 |  | RORE | 76 |  |
| T8A | 17 |  | LDAAO | 96 |  | CLRX | $6 F$ |  | A SLE | 78 |  |
| TSTA | 40 |  | LOABO | 06 |  | CMPAX | A 1 |  | A SRE | 77 |  |
| TSTB | 50 |  | ORAAD | 9 A |  | CMPEX | E 1 |  | LSRE | 74 |  |
| DEX | 09 |  | ORABE | DA |  | COnX | 63 |  | STAAE | 97 |  |
| DES | 34 |  | STAAO | 97 |  | NEGX | 60 |  | StAbe | F7 |  |
| INX | 08 |  | STABD | 07 |  | DEC X | 6 A |  | SUBAE | 80 |  |
| INS | 31 |  | SUBAD | 90 |  | EORAX | 48 |  | SUBbe | F0 |  |
| IXS | 35 |  | SUB80 | 00 |  | EOREX | E 8 |  | Sacae | 82 |  |
| TS ${ }^{\text {P }}$ | 30 |  | SBCAO | 92 |  | INGX | 6 C |  | S BC be | F2 |  |
| NOP | 02 |  | SBCBD | D2 |  | LDAAX | A6 |  | TSTE | 70 |  |
| RTI | 33 |  | CPXO | 9 C |  | LDABX | E6 |  | CPXE | BC |  |
| RTS | 39 |  | LOXO | DE |  | ORAAX | AA |  | LOXE | Fe |  |
| SWI | $3 F$ |  | LDSO | $9 E$ |  | ORABX | EA |  | LOSE | 8 E |  |
| WAI | 3 E |  | STxO | 0 F |  | ROL $X$ | 69 |  | STXE | FE |  |
| CLC | OC |  | Stso | $9 F$ |  | RORX | 66 |  | STSE | 8 F |  |
| CLI | OE |  | ENO |  |  | ASL $X$ | 68 |  | JMPE | 75 |  |
| CLV | 04 |  | 4 | 2 | 2 | ASRX | 67 |  | JSRE | 80 |  |
| SEC | 00 |  | 8 | 0 |  | LSRX | 64 |  | END |  |  |
| SEI | OF |  | 8 | 8 |  | STAAX | A7 |  |  |  |  |
| SEV | 07 |  | AODA I | 83 |  | STABX | E7 |  |  |  |  |
| TAP | 06 |  | ADOBI | C9 |  | subax | AO |  |  |  |  |
| TPA | 07 |  | ADCAI | 89 |  | SBCAX | A2 |  |  |  |  |
| END |  |  | $\triangle$ ACBI | C9 |  | S3C日x | E？ |  |  |  |  |
| 2 | 2 | 2 | ANDAI | 84 |  | TSTX | 60 |  |  |  |  |

# APPENDIX B: DEOCDE input for the M6800 microprocessor 



APPENDIX $C:$ XECUTE input for the M6800 microprocessor (classes 1, 3-7)


|  | CALL | SETV | SREG1 | SREG7 | 80.16. |  | CLS 1 | 60 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CALL | SETV | SREG6 | SREG 8 | 0. |  | CLS 1 | 61 |
| ENOINSTR |  |  |  |  |  |  | CLS 1 | 62 |
| OAA - | - decimal | adjust | ACCa |  |  |  | CLS 1 | 63 |
| 19 | 2.0 |  |  | F* $16{ }^{\text {c }}$ |  |  | CLS 1 | 64 |
|  | AND | TEMP 1 | SREGO |  |  |  | ClSi | 65 |
|  | SHRL | TEHP2 | SREGO | 4 |  |  | CLS 1 | 66 |
|  | CALL | DECI ML | TEMP1 | SREG3 | TEMP 3. |  | CLSt | 67 |
|  | a00 | TEAP 2 | TEHP2 | TEAP 3 |  |  | CLS 1 | 68 |
|  | call | DFEC IML | TEMP2 | SREGB | TEMP4. |  | CLS 1 | 69 |
|  | IF | TENPG | EO | 1 |  |  | CLS 1 | 70 |
|  |  | Move | SREG 6 | 1 |  |  | CLS 1 | 71 |
|  | ENDIF |  |  |  |  |  | CLS 1 | 72 |
|  | CONCAT | SREG 0 | TEMP2 | (4) | TEMPI |  | CLS 1 | 73 |
|  | Call | N2R | SREGO | SREG5 | SREG6 | TEMPT. | CLS 1 | 74 |
|  | ENDINSTR |  |  |  |  |  | CLS: | 75 |
| $\operatorname{DECA}_{4}$ | - DECRERENT ACCA |  |  |  |  |  | CLS1 | 76 |
|  | 2.0 |  |  |  |  |  | CLS1 | 77 |
|  | CALL | SETV | SREG0 | SREG7 | $80+16$ |  | CLSI | 78 |
|  | ADD | SREG 0 | SRESO | FF* 16 |  |  | CLS1 | 79 |
|  | AND | SREGO | SREGO | FF+16 |  |  | CLS 1 | 60 |
|  | CALL | N2R | SREGO | SREG5 | SREG6 | TEMPT. | CLS 1 | 31 |
|  | ENOINSTR |  |  |  |  |  | CLS 1 | 62 |
| $\begin{aligned} & \text { DEC } 8 \\ & \text { 5A } \end{aligned}$ | - DECREMENT ACCB$2.0$ |  |  |  |  |  | $\begin{aligned} & \text { CLS } 1 \\ & \text { CLS } 1 \end{aligned}$ | 83 |
|  | Call | SETV | SREG 1 | SREG7 | $80+16$ |  | CLSI | 85 |
|  | ADD | SREG 1 | SREG1 | FF+16 |  |  | CLS 1 | 86 |
|  | ANO | SREG 1 | SREG 1 | FF+16 |  |  | CLS 1 | 87 |
|  | CALL | N2R | SREG1 | SREG5 | SREG6 | TEMPT. | CLS 1 | 88 |
|  | ENDINSTR |  |  |  |  |  | CLS 1 | 89 |
| $\begin{aligned} & \text { INCA } \\ & 4 C \end{aligned}$ | - ImCRE MENT ACCA |  |  |  |  |  | CLS 1 | 90 |
|  | 2.0 |  |  |  |  |  | CLS 1 | 91 |
| $4 \mathrm{C}$ | CAll | SETV | SREGO | SREG7 | 7F*16. |  | CLSI | 92 |
|  | INC F | SREGO | SREG0 |  |  |  | CLS 1 | 93 |
|  | AND | SREG 0 | SREG 0 | $F F+16$ |  |  | CLS 1 | 94 |
|  | Call | NZR | SQEGO | SREG5 | SREG6 | TEMPT. | CLS 1 | 95 |
|  | ENDINSTR |  |  |  |  |  | CLS 1 | 96 |
| INCB 5 C | - InCREMENT ACGg |  |  |  |  |  | CLS 1 | 97 |
|  | 2.0 |  |  |  |  |  | CLS 1 | 94 |
| $5 \mathrm{C}$ | CALL | SETV | SQEG1 | SREG7 | 7F-15. |  | CLS 1 | 99 |
|  | INCR | SREG1 | SREG1 |  |  |  | CLS 1 | 100 |
|  | AND | SREG 1 | SREG 1 | $F F+16$ |  |  | CLS 1 | 101 |
|  | CALL | NZR | SREG 1 | SREG5 | SREG6 | TEMP7. | CLS 1 | 102 |
|  | ENDINSTR |  |  |  |  |  | CLS 1 | 103 |
| $\begin{aligned} & \text { PSHA } \\ & 36 \end{aligned}$ | - PUSH | ACCA ONIO | - stack |  |  |  | CLS 1 | 104 |
|  |  |  |  |  |  |  | CLS 1 | 105 |
|  | PUSM | SREG0 |  |  |  |  | CLS 1 | 106 |
|  | ENOINSTR |  |  |  |  |  | CLS 1 | 107 |
| PSHE37 | - PUSH | ACCB ONIO | Stack |  |  |  | CLS 1 | 108 |
|  | 4.0 | 4.0 |  |  |  |  | CLS 1 | 109 |
| 37 | PUSH | SREG1 |  |  |  |  | CLS 1 | 110 |
|  | ENOINST |  |  |  |  |  | CLS 1 | 111 |
|  | - pull | data ont | A ACCA | FROM S | ACK |  | CLS 1 | 112 |
|  | $\begin{aligned} & \text { Y.O } \\ & \text { PULL SREGO } \\ & \text { ENDINSTR } \end{aligned}$ |  |  |  |  |  | CLS 1 | 113 |
|  |  |  |  |  |  |  | CLS 1 | 114 |
|  |  |  |  |  |  |  | CLS 1 | 115 |
| PUL 8 | - pull | Data ont | O ACCB | FROH S | ack |  | CLS 1 | 116 |
| 33 | 4.0 |  |  |  |  |  | CLS 1 | 117 |








```
    CALL SIGN TEMP1 TEMP4. CLS1 466
    SIGRO
    CALL OVERFS TEMPI TEMPZ TEMPS TEMPG
    CALL CARYSS TEMPI TEMPZ TEMP3 TEMPT.
    RETURN
    ENOINSTR
ENDClASS
\begin{tabular}{ll} 
CLS1 & 466 \\
\(C L S 1\) & 467 \\
CLS1 & 468 \\
\(C L S 1\) & 469 \\
\(C L S 1\) & 470 \\
CLS1 & 471 \\
\(C L S 1\) & 477
\end{tabular}
```

|  | 27 | 1 |  |  |  |  |  |  |  |  | CLS 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 |  |  |  |  |  |  |  |  |  |  | CLS 3 | 3 |
| 0 |  |  |  |  |  |  |  |  |  |  | CLS 3 | 4 |
| 9 |  |  |  |  |  |  |  |  |  |  | CLS 3 | 5 |
| A OOA | - $\operatorname{ACCA}:=\mathrm{AC}$ |  | $A+M 1$ |  |  |  |  |  |  |  | CLS 3 | 6 |
| 98 | 3.0 |  |  |  |  |  |  |  |  |  | CLS 3 | 7 |
|  | CALL | GETOPN | IM 1 | Agus. |  |  |  |  |  |  | CLS 3 | 8 |
|  | 400 | TEMP1 | SREGO | osus |  |  |  |  |  |  | CLS 3 | 9 |
|  | AND | TEMP 1 | TEMP1 | FF+16 |  |  |  |  |  |  | CLS 3 | 10 |
|  | CALL | HNZVCA | TEMP 1 | SREG0 | DBus | SREG3 | SREG5 | SREG6 | SREG7 | SREG8. | CLS 3 | 11 |
|  | move | SREG 0 | TEMP1 |  |  |  |  |  |  |  | CLS 3 | 12 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 13 |
| ADOBD - CA |  | $:=\operatorname{ACCS}+41$ |  |  |  |  |  |  |  |  | CLS 3 | 14 |
|  | 3.0 |  |  |  |  |  |  |  |  |  | CLS 3 | 15 |
|  | CALL | GETOPN | I MM1 | ABUS. |  |  |  |  |  |  | CLS 3 | 16 |
|  | ADO | TEMP1 | SREG1 | obus |  |  |  |  |  |  | CLS 3 | 17 |
|  | AND | TEHP 1 | TEMP1 | $F F+16$ |  |  |  |  |  |  | CLS3 | 19 |
|  | CALL | HN ZVCA | TEMP1 | SREG1 | obus | SRE G3 | SREG 5 | SREG6 | SREG7 | SREG8. | CLS 3 | 19 |
|  | move | SREG 1 | TEMP1 |  |  |  |  |  |  |  | CLS 3 | 20 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 21 |
| ADCAD | - 1A | A $:=A C C A$ | A - M | CARRY |  |  |  |  |  |  | CLS 3 | 22 |
| 99 | 3.0 |  |  |  |  |  |  |  |  |  | CLS 3 | 23 |
|  | CALL | GET OPN | IMM 1 | Agus. |  |  |  |  |  |  | CLS 3 | 24 |
|  | ADD | TEMP 1 | SREGO | DBUS |  |  |  |  |  |  | CLS 3 | 25 |
|  | ADD | TEMP 1 | TEMP1 | SREG 8 |  |  |  |  |  |  | CL. 3 | 26 |
|  | AND | TEMP 1 | TEMO1 | FF+16 |  |  |  |  |  |  | CLS 3 | 27 |
|  | CALL | HIJZVCA | TEMO1 | SREGO | DBUS | SREG3 | SREG 5 | SREG6 | SREG7 | SREGA. | CLS 3 | 28 |
|  | move | SREGO | TEMP1 |  |  |  |  |  |  |  | CLS 3 | 29 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS3 | 30 |
| ADC BD09 |  | $8:=A C C$ | - M | CARRYI |  |  |  |  |  |  | CLS 3 | 31 |
|  |  |  |  |  |  |  |  |  |  |  | CLS 3 | 32 |
| $09$ | CALL | GET OPN | I MM 1 | ABUS. |  |  |  |  |  |  | CLS 3 | 33 |
|  | ADO | TEMPI | SREGI | DBUS |  |  |  |  |  |  | CLS 3 | 34 |
|  | ADD | TEMPI | TEMPI | SREG8 |  |  |  |  |  |  | CLS 3 | 35 |
|  | AND | TEMP 1 | TEMPI | FF+16 |  |  |  |  |  |  | CLS 3 | 36 |
|  | CALL | HNZVCA | TEMP1 | SREG1 | Dgus | SREG3 | SREG5 | SREG6 | SREG7 | SREG8. | CLS 3 | 37 |
|  | move | SREG 1 | TEHP1 |  |  |  |  |  |  |  | CLS 3 | 38 |
|  | ENOINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 39 |
| ANOAD | - IA | $A:=A C C$ | A AND. | M) |  |  |  |  |  |  | CLS 3 | 40 |
| 94 | 3.0 |  |  |  |  |  |  |  |  |  | CLS 3 | 41 |
|  | Call | GETOPN | IMM 1 | AsUS. |  |  |  |  |  |  | Clis 3 | 42 |
|  | AND | SREGO | SREG0 | DSUS. |  |  |  |  |  |  | CLS 3 | 43 |
|  | CALL | N 7 R | SREGO | SREG5 | SREG6 | SREG7. |  |  |  |  | CLS 3 | 44 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 45 |
| AND $80-1$ |  | $3:=A C$ | CB.AND | M) |  |  |  |  |  |  | CLS 3 | 46 |
| D4 | 3.0 |  |  |  |  |  |  |  |  |  | CLS 3 | 47 |
|  | CALL | GET OPN | IMM1 | A 3 US. |  |  |  |  |  |  | CLS 3 | 45 |
|  | ANO | SREG 1 | SREG1 | DBUS |  |  |  |  |  |  | CLS 3 | 49 |
|  | CALL | NZR | SRES 1 | SREG5 | SPEG6 | SREG7. |  |  |  |  | CLS 3 | 50 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 51 |
| BITAD | - 3 - ACCA - AND. |  | MEMORY |  |  |  |  |  |  |  | CLS 3 | 52 |
| 95 |  |  |  |  |  |  |  |  |  |  | CLS 3 | 53 |
|  | CALL | GETOPN | IMM 1 | ABUS. |  |  |  |  |  |  | CLS 3 | 54 |
|  | AND | TEMPI | SREG 0 | Daus |  |  |  |  |  |  | CLS 3 | 55 |
|  | CALL | NZR | TEMP1 | SREG 5 | SREG6 | SREG7. |  |  |  |  | CLS 3 | 56 |
|  | ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 3 | 57 |
| 9ITBD | - (A | $3 . \triangle N D$. | MEMOPY |  |  |  |  |  |  |  | CLS 3 | 58 |


|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 59 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CALl | GETOPN | IMM1 | A bus. |  |  |  |  |  | CLS 3 | 60 |
|  | AND | TEMP 1 | SREG 1 | D日Us |  |  |  |  |  | CLS 3 | 61 |
|  | CALL | NZR | TEMP1 | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 62 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 3 | 63 |
| $\begin{array}{ll} \text { CMPAD } \\ 91 & \\ & C \\ & C \\ & C \\ & \\ & \\ & \end{array}$ | - اC | ARE ACC | A HITH | MEMORV |  |  |  |  |  | CLS 3 | 54 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 65 |
|  | CALL | GETOPN | IHM1 | ABUS. |  |  |  |  |  | CLS 3 | 66 |
|  | call | SUETR | TEMPI | SREGO | DBus. |  |  |  |  | CLS3 | 67 |
|  | CALL | NZVCS | TEMP1 | SREGO | deus | SREG5 | SREG 6 | SREG7 | SREGB. | CLS 3 | 68 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 3 | 59 |
| $\begin{array}{ll} \text { CHPBD } \\ \text { Di } & \\ & \text { C } \\ & \text { C } \\ & \text { C } \\ & \end{array}$ | - IC | are acc | B HITH | MEMORV |  |  |  |  |  | CLS 3 | 70 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 71 |
|  | CALL | GETOPN | IMMI | ABUS. |  |  |  |  |  | CLS 3 | 72 |
|  | CALL | SUBTR | TEMP 1 | SREG 1 | Dgus. |  |  |  |  | CLS 3 | 73 |
|  | CALL | NZVCS | TEMPI | SREGO | obus | SREG5 | SREG 6 | SREG7 | SREG8. | CLS 3 | 74 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS 3 | 75 |
| $\begin{aligned} & \text { EORAD } \\ & 98 \end{aligned}$ | - EX | USIVE OR | ACCA | / MEMOR |  |  |  |  |  | CLS 3 | 76 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 77 |
|  | CALL | GETOPN | IMH1 | ABUS. |  |  |  |  |  | CLS 3 | 78 |
|  | XOR | SREG 0 | SQEGO | obus |  |  |  |  |  | CLS 3 | 79 |
|  | CALL | N 2 R | SPEGO | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 80 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS 3 | 31 |
| $\begin{aligned} & \text { EORBO } \\ & \text { D8 } \end{aligned}$ | - Ex | USIVE OR | ACCB | $1 /$ MEMOR |  |  |  |  |  | CLS 3 | 62 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 83 |
|  | CALL | GETOPN | IMM1 | ABUS. |  |  |  |  |  | CLS 3 | 84 |
|  | XOR | SREG1 | SREG1 | DGUS |  |  |  |  |  | CLS 3 | 35 |
|  | CALL | N2R | SREG1 | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 66 |
|  | ENOIN |  |  |  |  |  |  |  |  | CLS 3 | 67 |
| $\begin{aligned} & \operatorname{LOAAO} \\ & 96 \end{aligned}$ | - LOA | ACCA FR | OM MEM | OR |  |  |  |  |  | CLS 3 | 88 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 69 |
|  | CALL | GET OPN | I MM 1 | ABUS. |  |  |  |  |  | CLS 3 | 90 |
|  | move | SREGO | D3US |  |  |  |  |  |  | CLS 3 | 91 |
|  | call | NZR | SREGO | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 92 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS 3 | 93 |
| $\begin{aligned} & \text { LDA BD } \\ & \text { D } 6 \end{aligned}$ | - LO | ACCB FR | ROM MEM | ORY |  |  |  |  |  | CLS 3 | 94 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 95 |
|  | call | GETOPN | IMM 1 | ABUS. |  |  |  |  |  | CLS 3 | 96 |
|  | move | SREG1 | DSUS |  |  |  |  |  |  | CLS 3 | 97 |
|  | CALL | NZR | SREG1 | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 98 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS 3 | 99 |
| ORAAD 9A | - IA | $:=A C C A$ | A .OR. |  |  |  |  |  |  | CLS 3 | 100 |
|  | 3. 3 |  |  |  |  |  |  |  |  | CLS 3 | 101 |
|  | CALL | GETOPN | IMM1 | ABUS. |  |  |  |  |  | CLS 3 | 102 |
|  | OR | SREGO | SREG0 | DBus |  |  |  |  |  | CLS 3 | 103 |
|  | CALL | N2R | SREGO | SREG5 | SREG6 | SREG7. |  |  |  | CLS 3 | 104 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS 3 | 105 |
| ORABD$O A$ | - 1 | $3:=A C O$ | $3.0 R$. | 41 |  |  |  |  |  | CLS 3 | 106 |
|  | 3.0 |  |  |  |  |  |  |  |  | CLS 3 | 107 |
|  | CALL | GETOPN | I MM 1 | ABUS. |  |  |  |  |  | CLS 3 | 108 |
|  | OR | SREG1 | SREGI | osus |  |  |  |  |  | CLS3 | 109 |
|  | CALL | NZR | SREG1 | SREG5 | SREG6 | SREGT. |  |  |  | CLS 3 | 110 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 3 | 111 |
| $\begin{aligned} & \text { STAAO } \\ & 97 \end{aligned}$ | - S | ACCA INTO MEMORY |  |  |  |  |  |  |  | CLS 3 | 112 |
|  | 4.0 |  |  |  |  |  |  |  |  | CLS 3 | 113 |
|  | move | A3Us | IMM 1 |  |  |  |  |  |  | CLS 3 | 114 |
|  | move | oaus | SPESO |  |  |  |  |  |  | CLS 3 | 115 |
|  | WR I ${ }^{\text {H }}$ |  |  |  |  |  |  |  |  | CLS 3 | 115 |




| CLEAR | TEMP 1 |  |  | CLS 3 | 233 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IF | TEMP2 | E 0 | TEMP 3 | CLS 3 | 234 |
|  | RETURN |  |  | CLS 3 | 235 |
| ENDIF |  |  |  | CLS 3 | 236 |
| IF | TEMP 3 | E 0 | 0 | CLS3 | 237 |
|  | move RETURN | TEMPI | IEMP 2 | $\begin{aligned} & \text { CLS } 3 \\ & \text { CLS } 3 \end{aligned}$ | 238 239 |
| ENDIF |  |  |  | CLS 3 | 240 |
| IF | TEMP 3 | E0 | 1 | CLS3 | 241 |
|  | ADO | TEMPI | TEMP 2 FFFF\$16 | CLS 3 | 242 |
|  | RETURN |  |  | CLS 3 | 243 |
| ENDIF |  |  |  | CLS3 | 244 |
| COMTHO | TEMP1 | TEMP3 |  | CLS 3 | 245 |
| AND | TEMP 1 | TEMP1 | FFFF 16 | CLS 3 | 246 |
| ADD | ТЕMP1 | TEMP 2 | TEMP1 | CLS 3 | 247 |
| AND | TEAP 1 | TEMP1 | FFFF 16 | CLS 3 | 248 |
| RETURN |  |  |  | CLS 3 | 249 |
| ENDINSTR |  |  |  | CLS 3 | 250 |
| ENOCLASS |  |  |  | CLS 3 | 251 |



|  | CALL <br> ENDIN | nzurs | TSMD1 | Sḟgo | 1：4M1 | SREGS | SREGE | SREG ${ }^{\text {P }}$ | SREG8． | $\begin{aligned} & \mathrm{CL} 54 \\ & \mathrm{CI} 54 \end{aligned}$ | 59 60 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMF3I | － CO | Re ACE 3 | प／I IMM | ワ． |  |  |  |  |  | CL54 | 61 |
| C1 | 2.1 |  |  |  |  |  |  |  |  | CLS4 | 62 |
|  | CALL | Sugto | TEMOI | SREG1 | IMM1． |  |  |  |  | CLS4 | 53 |
|  | CALL | NTVCS | TEMP 1 | SREGO | IMMI | SRE G5 | SREG6 | SREG7 | SREG8． | CLS4 | 64 |
|  | 三NOIN |  |  |  |  |  |  |  |  | CLS4 | 65 |
| EORAI | －Ex | USIVE JQ | ACCA H | IMMED |  |  |  |  |  | CLS4 | 66 |
| 88 | 2．2 |  |  |  |  |  |  |  |  | CLS4 | 67 |
|  | XOR | SREG0 | SPEGO | IMM 1 |  |  |  |  |  | CLS4 | 68 |
|  | CALL | NZ | SREGG | SFEG5 | SREG6 | SREG 7. |  |  |  | CLS 4 | 59 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 70 |
| EOREI | －Ex | USIVE OR | ACC3 h | IMMED |  |  |  |  |  | C．LS4 | 71 |
| C8 | 2.0 |  |  |  |  |  |  |  |  | CLS4 | 72 |
|  | XOR | SREG1 | SRES1 | IMM1 |  |  |  |  |  | CLS4 | 73 |
|  | CALL | NZ？ | SREG1 | SREG5 | SREG6 | SRE G7． |  |  |  | CLS4 | 74 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 75 |
| LTAAI | －Lu | ACCA FRO | M IHMS |  |  |  |  |  |  | CLS4 | 75 |
| 8 ¢́ | 2.0 |  |  |  |  |  |  |  |  | CLS4 |  |
|  | move | SREGO | IMM1 |  |  |  |  |  |  | CLS4 | 7年 |
|  | CALL | NZR | SREGO | SREG5 | SREG6 | SREG7． |  |  |  | CLS4 | 79 |
|  | ENOIN |  |  |  |  |  |  |  |  | CLS4 | 31 |
| LDABI | －LO | ACC 3 FR | M IMMED |  |  |  |  |  |  | CLS4 | 31 |
| Có | 2.3 |  |  |  |  |  |  |  |  | CLS4 | ¢ 2 |
|  | MOVE | SREG 1 | INH1 |  |  |  |  |  |  | CLS4 | 83 |
|  | CALL | NZR | SREG 1 | SREG5 | SREG6 | SREG7． |  |  |  | CLS4 | 84 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 85 |
| ORAAI | － 1 A | A $=$ ACC | ．OR． | IMMED． |  |  |  |  |  | CLS4 | 35 |
| 8A | 2.0 |  |  |  |  |  |  |  |  | CLS4 | 87 |
|  | OR | SREGO | SREG 0 | IMM1 |  |  |  |  |  | CLS 4 | 88 |
|  | CALL | NZR | SREGO | SREG5 | SREGS | SREG7． |  |  |  | CLS4 | 99 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 90 |
| ORABI | －1a | ：$=\triangle C C$ | ．OR． | IMMED．） |  |  |  |  |  | CLS4 | 91 |
| CA | 2.0 |  |  |  |  |  |  |  |  | CLS4 | 92 |
|  | OF | SREG1 | SREG 1 | IMM1 |  |  |  |  |  | CLS 4 | 93 |
|  | CALL | NZR | SREG1 | SREG5 | SREG6 | SREG7． |  |  |  | CLS4 | 94 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 95 |
| SUBAI | － 1 A | A $=\operatorname{ACC}$ | －IMM | E． 1 |  |  |  |  |  | CLS4 | 96 |
| 80 | 2.0 |  |  |  |  |  |  |  |  | CLS4 | 97 |
|  | CALL | SUBTR | TEMP1 | SREG0 | IMM 1. |  |  |  |  | CLS4 | 98 |
|  | CALL | NZVCS | TEMPI | SREGO | IMM1 | SREG5 | SREG 6 | SREG7 | SREG8． | CLS 4 | 99 |
|  | MOVE | SREGO | TEMP1 |  |  |  |  |  |  | CLS4 | 100 |
|  | ENOIN |  |  |  |  |  |  |  |  | CLS4 | 101 |
| SUBBI | － 1 A | $3:=A C C$ | －IMM | D．） |  |  |  |  |  | CLS4 | 102 |
| C0 | 2.0 |  |  |  |  |  |  |  |  | CLS 4 | 103 |
|  | CALL | SU3TR | TEMP1 | SREG1 | IMM1． |  |  |  |  | CLS4 | 104 |
|  | CALL | NZVGS | TEMP 1 | SREG1 | IMM1 | SREG5 | SREG6 | SREG7 | SREG8． | CLS4 | 105 |
|  | move | SREG1 | TEMP 1 |  |  |  |  |  |  | CLS 5 | 106 |
|  | ENDIN |  |  |  |  |  |  |  |  | CLS4 | 107 |
| S 3CAI | －PA | A $=\mathrm{ACCA}$ | Immed | －Cab | マ |  |  |  |  | CLS4 | 108 |
| 82 | 2． 0 |  |  |  |  |  |  |  |  | CLS 4 | 109 |
|  | CALL | SUBTR | TEMP1 | SREG 0 | IMM 1. |  |  |  |  | CLS4 | 110 |
|  | CALL | SUBTR | TEMP2 | TEMP1 | SREG8． |  |  |  |  | CLS4 | 111 |
|  | CALL | NZVCS | TEMP2 | SREG 0 | IMM1 | SREG5 | SREG 6 | SREG7 | SREG8． | CLS4 | 112 |
|  | move | SREG 0 | TEMP2 |  |  |  |  |  |  | CLS4 | 113 |
|  | ENOIN |  |  |  |  |  |  |  |  | CLS4 | 114 |
| SBCBI | －1A | $8:=A C C B$ | －IMM | O．－C | RRY） |  |  |  | ． | CLS4 | 115 |
| C2 | 2.0 |  |  |  |  |  |  |  |  | CLS4 | 116 |


| CALL <br> CALL | $\begin{aligned} & \text { SUBTR } \\ & \text { SUGTR } \end{aligned}$ | $\begin{aligned} & \text { TEMPI } \\ & \text { TGMPZ } \end{aligned}$ | SREG 1 <br> TEMPI | IMM1. SREGB. |  |  |  |  | $\begin{aligned} & \mathrm{CLS4} \\ & \mathrm{CLS4} \end{aligned}$ | $\begin{aligned} & 117 \\ & 115 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CALL | NZVCS | TEMPZ | SREGI | IMMI | SRE G5 | SREG6 | SREGT | SREG8. | CLS4 | 119 |
| MOVE | SRET, 1 | TEMPZ |  |  |  |  |  |  | CLS4 | 120 |
| ENDINSTR |  |  |  |  |  |  |  |  | CLS4 | 121 |
| ENDINSDEF |  |  |  |  |  |  |  |  | CLS4 | 127 |
| ENDCLASS |  |  |  |  |  |  |  |  | CLS4 | 123 |







|  | CALL | nzvCe | TEMPI | Dgus | SREG5 | SREG6 | SREG7 | SREGO | 1. | CLS6 | 175 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | move | osus | TEMP1 |  |  |  |  |  |  | CLS 6 | 175 |
|  | WRITED |  |  |  |  |  |  |  |  | CLS 6 | 177 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CLS6 | 178 |
| ASLX | - SHIFT | LEFT. AR | ITHヘE | C. MEM | RY |  |  |  |  | CLS 6 | 179 |
| 68 | 7.0 |  |  |  |  |  |  |  |  | CLS 6 | 180 |
|  | CALL | GETXOP | IMM 1 | SREG2 | ABUS. |  |  |  |  | CLS 6 | 181 |
|  | SHLL | TEMP1 | obus | 1 |  |  |  |  |  | CLS 6 | 102 |
|  | call | NZVCB | TEMP1 | deus | SREG5 | SREG6 | SREG7 | SREG 6 | $80+16$ | CLS 6 | 183 |
|  | move | Dgus | TEMP1 |  |  |  |  |  |  | CLS6 | 184 |
|  | HRITED |  |  |  |  |  |  |  |  | CLS 6 | 185 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CL 56 | 186 |
| ASRX | - SHIFT | RIGHT, | RITHME | IC, ME | OR Y |  |  |  |  | CLS6 | 187 |
| 67 | 7.0 |  |  |  |  |  |  |  |  | CLS6 | 138 |
|  | CALL | GET XOP | INMI | SREG2 | AgUS. |  |  |  |  | CLS6 | 189 |
|  | SHRA | TEMP1 | Dgus | 1 |  |  |  |  |  | CLS 6 | 190 |
|  | CALL | NZVCB | TEMPI | DBUS | SREG5 | SREG6 | SREG 7 | SREG 8 | 1. | CLS 6 | 191 |
|  | HOVE | obus | TEMP1 |  |  |  |  |  |  | $\text { CLS } 6$ |  |
|  | WRITED |  |  |  |  |  |  |  |  | $\text { CLS } 6$ |  |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS6 | 194 |
| LSRX | - Logical | AL SHIFT | RIGHT | MEMOR |  |  |  |  |  | CLS6 | 195 |
| 64 | 7.0 |  |  |  |  |  |  |  |  | CLS6 | 196 |
|  | CALL | GETXOP | I MMI | SREG2 | ABUS. |  |  |  |  | CLS 6 | 197 |
|  | SHRL | TEMPI | OGUS | 1 10us |  |  |  |  |  | CLS6 | $198$ |
|  | CALL | NZVCE | ISMP1 | ogus | SREGS | SREG6 | SREG7 | SREG 8 | 1. | CLS 6 | $199$ |
|  | move | Dgus | TEMP1 |  |  |  |  |  |  | CLS 6 | 200 |
|  | HRITED |  |  |  |  |  |  |  |  | CLS 6 | 281 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 6 | 202 |
| TSTX | - TEST M | MEMORY |  |  |  |  |  |  |  | CLS6 | 203 |
| 60 | ${ }^{7} \cdot 0$ |  |  |  |  |  |  |  |  | CLS6 | 204 |
|  | CALL | GETXOP | IMM1 | SREG 2 | A日US. |  |  |  |  | CLS6 | 205 |
|  | CALL | NZR | DJUS | SREG5 | SREG6 | SREG7. |  |  |  | Cl. 56 | 206 |
|  | CLEAR | SREG 8 |  |  |  |  |  |  |  | CLS 6 | 207 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 6 | 208 |
| STAA | - STORE | E ACCA I | ITO ME | RY |  |  |  |  |  | CLS 6 | 209 |
| A 7 | 6.0 |  |  |  |  |  |  |  |  | CLS 6 | 210 |
|  | Call | GETXOP | I MM1 | SREG2 | ABUS. |  |  |  |  | CLS 6 | 211 |
|  | move | OGUS | SREG0 |  |  |  |  |  |  | CLS 6 | 212 |
|  | hpited |  |  |  |  |  |  |  |  | CLS 6 | 213 |
|  | CALL | NZR | DBUS | SREG5 | SREG6 | SREG7. |  |  |  | CLS6 | 214 |
|  | ENDINSTP |  |  |  |  |  |  |  |  | CLS6 | 215 |
| STAB | X - STORE | E $\triangle$ Ccb I | NTO ME | OR $V$ |  |  |  |  |  | CLS 6 | 216 |
| ET | 6.0 |  |  |  |  |  |  |  |  | CLS6 | 217 |
|  | CALL | GET XOP | IMMI | SREG2 | ABUS. |  |  |  |  | CLS 6 | 210 |
|  | Hove | DBUS | SREG1 |  |  |  |  |  |  | CLS6 | 219 |
|  | HRITED |  |  |  |  |  |  |  |  | CLS6 | 220 |
|  | CALL | NZR | 09us | SREG5 | SREG6 | SREG7. |  |  |  | CLS 6 | 221 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CLS6 | 222 |
| SUBA | $x$ - 1 ACC | A $:=A C C$ | - M) |  |  |  |  |  |  | CLS6 | 223 |
| A 0 | 5.0 |  |  |  |  |  |  |  |  | CLS6 | 224 |
|  | CALL | GET XOP | IMM1 | SREG2 | ABUS. |  |  |  |  | CLS 6 | 225 |
|  | CALL | SUSTR | TEMP1 | SREGO | DBUS. |  |  |  |  | CLS 6 | 226 |
|  | CALL | NZVCS | TEMF1 | SREGO | deus | SRE 65 | SREG6 | SREG7 | SREG6. | CLS 6 | 227 |
|  | move | SREGO | TEMPI |  |  |  |  |  |  | CLS 6 | 228 |
|  | ENDINST |  |  |  |  |  |  |  |  | CLS 6 | 229 |
| SUB8 | $x$ - (ACC | B $:=A C C$ | - MI |  |  |  |  |  |  | CLS6 | 230 |
| E 0 | 5.0 |  |  |  |  |  |  |  |  | CLS 5 | 231 |
|  | CALL | GET $\times O^{\text {P }}$ | IMM1 | SREG2 | Agus. |  |  |  |  | CLS 6 | 232 |


|  | CALL | Suste | TEMF 1 | SREG1 | 03us. |  |  |  |  | CLS 6 | 233 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | call | NZVCS | TEMP 1 | SREG1 | DBUS | SRE GE | SREG6 | SREG7 | SREGB. | CLS 6 | 234 |
|  | MOVE | SREG 1 | TEMP1 |  |  |  |  |  |  | CLS 6 | 235 |
| ENDINSTR |  |  |  |  |  |  |  |  |  | CLS 6 | 236 |
| SSCAX- (ACCA: $=\triangle$ CCA - ${ }_{\text {A }}$ - CARRY) |  |  |  |  |  |  |  |  |  | CLS6 | 237 |
|  |  |  |  |  |  |  |  |  |  | CLS6 | 23\% |
|  | CALL | GETXOP | IMM1 | SREG2 | Agus. |  |  |  |  | CLS 6 | 239 |
|  | call | SUBTP | TEMF1 | SREG 0 | obus. |  |  |  |  | CLS6 | 240 |
|  | call | Su3t | TEMP 2 | TEMP1 | SREGB. |  |  |  |  | CLS 6 | 241 |
|  | call | NZVCS | TSMP2 | SREGO | DBus | SREG5 | SREG6 | SREG7 | SREG8. | CLS6 | 242 |
|  | MOVE | SREGO | TEMPZ |  |  |  |  |  |  | CLS 6 | 24.3 |
| ENOINSTR |  |  |  |  |  |  |  |  |  | CLS6 | 244 |
| $\begin{aligned} & \text { S 3c ax } \\ & \text { F? } \end{aligned}$ | - (ACC | $3:=A C C 3$ | - M - | CAPEY |  |  |  |  |  | CLS 6 | 245 |
|  | 5.is |  |  |  |  |  |  |  |  | CLS6 | 246 |
|  | CALL | GETXOP | IMM1 | SREG2 | $\triangle$ BUS. |  |  |  |  | CLS6 | 247 |
|  | Call | SUBTR | TSMPI | SREG1 | DEUS. |  |  |  |  | CLS6 | 249 |
|  | call | SU3TR | TEMP2 | TEMP1 | SREG5. |  |  |  |  | CLS 6 | 349 |
|  | CALL | NZVCS | T¢MP2 | SREG1 | D3Us | SREG5 | SREG6 | SREG7 | SREG8. | CLS6 | 250 |
|  | MOV $=$ | SREG1 | TEMP2 |  |  |  |  |  |  | CLS 6 | 351 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CLS 6 | 252 |
| $\begin{aligned} & C P x X \\ & A C \end{aligned}$ | - CJMPA | 2E IX W/ | MEMORY |  |  |  |  |  |  | CLS6 | 253 |
|  | 5.0 |  |  |  |  |  |  |  |  | CLS6 | 254 |
|  |  | GETXOD | IMM1 | SREG2 | ABUS. |  |  |  |  | CLS6 | 255 |
|  | MOVE | TEMPI | ngus |  |  |  |  |  |  | CLS6 | 255 |
|  | INCD | ASUS | 43U5 |  |  |  |  |  |  | CLS6 | 257 |
|  | READD |  |  |  |  |  |  |  |  | CLS6 | 258 |
|  | MOVi | TEMP? | n¢us |  |  |  |  |  |  | CLS 6 | 259 |
|  | concat | TEMPJ | TEMP1 | (8) | TEMF2 |  |  |  |  | CLS6 | 260 |
|  | CALL | SU3TLO | TEMF4 | SREG2 | TEMP3. |  |  |  |  | CLS 6 | 251 |
|  | AND | TEMP1 | TEMP4 | -090+1 |  |  |  |  |  | CLS6 | 262 |
|  |  | SqáG5 |  |  |  |  |  |  |  | CLS6 | 263 |
|  | CLEAR | SREG 7 |  |  |  |  |  |  |  | CLS 6 | 264 |
|  | IF | TEMP1 | NE | 0 |  |  |  |  |  | CLS 6 | 265 |
|  |  | MOVE | SREG5 | 1 |  |  |  |  |  | CLS6 | 266 |
|  |  | move | SREG7 | 1 |  |  |  |  |  | CLS 6 | 267 |
|  | ENDIF |  |  |  |  |  |  |  |  | CLS6 | 268 |
|  | CALL | ZERO | TEMF4 | SREG6. |  |  |  |  |  | CLS 6 | 269 |
|  | ENDINST |  |  |  |  |  |  |  |  | CLS6 | 270 |
| Loxx | - load | IX FROM | MEMORY |  |  |  |  |  |  | CLS6 | 271 |
| EE | 6.0 |  |  |  |  |  |  |  |  | CLS 6 | 272 |
|  | CALL | GETXOF | IfMi | SREG2 | ABuS. |  |  |  |  | CLS6 | 273 |
|  | move | TEMP1 | deus |  |  |  |  |  |  | CLS6 | 274 |
|  | $\begin{aligned} & \text { INCR } \\ & \text { READO } \\ & \text { MOVE } \end{aligned}$ | A gus | A PUS |  |  |  |  |  |  | CLS6 | 275 |
|  |  |  |  |  |  |  |  |  |  | CLS6 | 275 |
|  |  | TEMP2 | daus |  |  |  |  |  |  | CLS6 | 277 |
|  | CONCAT | SREG2 | TEMP1 | (8) | TEMP2 |  |  |  |  | CLS6 | 278 |
|  |  | CALLENOINSTR |  | SRES, 2 | SREG5 | SREG6 | SREG7. |  |  |  | CLS6 | 279 |
|  |  |  |  |  |  |  |  |  |  |  | CLS6 | 280 |
| $\operatorname{LDS}_{A E}$ | - LOAD | STACK P | INTER FR | ROF MEM | ORY |  |  |  |  | CLS6 | 281 |
|  | 6.0 |  |  |  |  |  |  |  |  | CLS6 | 282 |
|  | CALL | GETXOP | IMM1 | SREG2 | ABUS. |  |  |  |  | CLS 6 | 283 |
|  | MOV ${ }^{\text {c }}$ | TEMP 1 | deus |  |  |  |  |  |  | CLS6 | 284 |
|  | INCR | agus | agus |  |  |  |  |  |  | CLS6 | 285 |
|  | READO |  |  |  |  |  |  |  |  | CLS 6 | 286 |
|  | MOVE | TEMP2 | Deus |  |  |  |  |  |  | CLS6 | 287 |
|  | CONCAT | STACKP | TEMP 1 | (8) | TEMP2 |  |  |  |  | CLS6 | 288 |
|  | CALL | NZVLO | STACKP | SREG5 | SREG6 | SREG7. |  |  |  | CLS6 | 289 |
|  | ENOINSTP. |  |  |  |  |  |  |  |  | CLS 6 | 290 |






|  | Call | nzucb | TEMPI | obus | SREG5 | SREG6 | SREG7 | SREG 8 | 1. | CLS 7 | 175 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | move | ogus | TEMP1 |  |  |  |  |  |  | CLST | 176 |
|  | WRIIED |  |  |  |  |  |  |  |  | CLS 7 | 177 |
|  | ENOINSIR |  |  |  |  |  |  |  |  | CLS 7 | 176 |
| ASLE | - SHIFT | LEFT, AR | Ithmet | C, MEM | RY |  |  |  |  | CLS7 | 179 |
| 78 | 6.0 |  |  |  |  |  |  |  |  | CLS7 | 180 |
|  | CALL | GETEOP | IMMI | ABUS. |  |  |  |  |  | CLS 7 | 181 |
|  | SHLL | TEMP1 | DGUS | 1 |  |  |  |  |  | CLS 7 | 182 |
|  | CALL | NZVCB | TEMP 1 | nous | SREG5 | SREG6 | SREG 7 | SREG 8 | 60416. | CLST | 183 |
|  | move | Bous | TEMP1 |  |  |  |  |  |  | CLST | 184 |
|  | WRITED |  |  |  |  |  |  |  |  | CLS ${ }^{\text {ch }}$ | 185 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS7 | 186 |
| ASRE | - SHIFT | RIGHT, | RITHME | IC. ME | OR Y |  |  |  |  | CLS 7 | 187 |
| 77 | 6.0 |  |  |  |  |  |  |  |  | CLS 7 | 188 |
|  | Call | GETEOP | IMH1 | ABUS. |  |  |  |  |  | CLS7 | 189 |
|  | SHRA | TEMO1 | Dgus |  |  |  |  |  |  | CLS 7 | 190 |
|  | CALL | NZVGB | TEMP1 | Dous | SREG5 | SREG6 | SREG7 | SREG ${ }^{\text {d }}$ | 1. | CLS7 | 191 |
|  | move | Dgus | TEMP1 |  |  |  |  |  |  | CLS 7 | 192 |
|  | WRI IED |  |  |  |  |  |  |  |  | CLST | 193 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS7 | 194 |
| LSRE | - LOGICA | AL SHIFT | RIGHT, | MEMORY |  |  |  |  |  | CLS 7 | 195 |
| 74 | 6.0 |  |  |  |  |  |  |  |  | CLS7 | 196 |
|  | CALL | GETEOP | IMN1 | Abus. |  |  |  |  |  | CLS7 | 197 |
|  | SHRL |  |  | $1$ |  |  |  |  |  | CLS7 | 198 |
|  | CALL | NZVCB | TEMP 1 | $08 \cup 5$ | SREG5 | SRE G6 | SREG7 | SREG ${ }^{\text {d }}$ | 1. | $\text { CLS } 7$ | 199 |
|  | move | ozus | TEMPI |  |  |  |  |  |  | CLS 7 | 200 |
|  | WAITEO |  |  |  |  |  |  |  |  | CLS 7 | 201 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CLS 7 | 202 |
| TSTE | - test me | MEMORY |  |  |  |  |  |  |  | CLST | 203 |
| 7 D | $6.0$ |  |  |  |  |  |  |  |  | CLS7 | 204 |
|  | call | GETEOP | IMM1 | A GUS. |  |  |  |  |  | CLS 7 | 205 |
|  | CALL | NZR | ogus | SREG5 | SREG6 | SREG7. |  |  |  | CLS7 | 206 |
|  | CLEAR | SREG 8 |  |  |  |  |  |  |  | CLST | 207 |
|  | ENDINSTR |  |  |  |  |  |  |  |  | CLS 7 | 208 |
| StAAE | - STORE | F ACCA I | Nro mer | R Y |  |  |  |  |  | CLS 7 | 209 |
| 87 | 6.0 |  |  |  |  |  |  |  |  | CLS 7 | 210 |
|  | CALL | GETEOP | IMM 1 | ABUS. |  |  |  |  |  | CLS7 | 211 |
|  | move | O3US | SREGO |  |  |  |  |  |  | CLS 7 | 212 |
|  | HRITED |  |  |  |  |  |  |  |  | CLS 7 | 213 |
|  | CALL | NZR | ogus | SREG5 | SREG6 | SREG7. |  |  |  | CLS7 | 214 |
|  | ENOINSTR |  |  |  |  |  |  |  |  | CLS 7 | 215 |
| STABE | - STIRE | E ACC 3 I | NTO me: | Rr |  |  |  |  |  | CLS 7 | 216 |
| F7 | 6.0 |  |  |  |  |  |  |  |  | CLST | 217 |
|  | CALL | GETE OP | I MM1 | ABUS. |  |  |  |  |  | CLS 7 | 213 |
|  |  | DRUS | SREG 1 |  |  |  |  |  |  | CLS7 | 219 |
|  | HRITED |  |  |  |  |  |  |  |  | CLS 7 | 220 |
|  | CALL | NZR | oqus | SREG5 | SREG6 | SREG7. |  |  |  | CLS 7 | 221 |
|  | ENDINSTR | $R$ |  |  |  |  |  |  |  | CLS 7 | 222 |
| SUBAE | - IACCA | $A:=A C C$ | A - M |  |  |  |  |  |  | CLS 7 | 223 |
| B0 | 4.0 |  |  |  |  |  |  |  |  | CLS7 | 224 |
|  | CALL | GETEOP | I MM 1 | ABUS. |  |  |  |  |  | CLS 7 | 225 |
|  | CALL | SUSTR | TEMP1 | SREGO | Dgus. |  |  |  |  | CLS7 | 226 |
|  | CALL | NZVCS | TEMP1 | SREGO | obus | SREG5 | SREG6 | SREG7 | SREG8. | CLS7 | 227 |
|  | move | SREGO | TEMP1 |  |  |  |  |  |  | CLS 7 | 228 |
|  | ENDINST |  |  |  |  |  |  |  |  | CLS 7 | 229 |
| Su8日 | - IACC | $B:=A C C$ | - 41 |  |  |  |  |  |  | CLS 7 | 230 |
| FO |  |  |  |  |  |  |  |  |  | CLS7 | 231 232 |
|  | Call | GETEOP | I MM 1 | 43US. |  |  |  |  |  | $\mathrm{CLS} 7$ | 232 |



| $\operatorname{SIXE}_{\text {FF }}$ | $\begin{aligned} & - \text { SIORE } \\ & 6.0 \end{aligned}$ | IX INTO | YEMOR $V$ |  |  |  | $\begin{aligned} & \text { CLS7 } \\ & \text { CLST } \end{aligned}$ | $\begin{array}{r} 291 \\ 792 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLLL | STOLOD | SREG, 2 | I 4 M 1 | Agus | osus. | CLS 7 | 297 |
|  | CALL | NZVLO | CREG2 | SPEGS | SREG6 | SREG7. | CLS 7 | 294 |
|  | ENOINSIR |  |  |  |  |  | CLS 7 | 295 |
| STJE | - Store | SIACK P | INTER | INTO MEMORY |  |  | CLST | 296 |
| $3 F$ | 6.0 |  |  |  |  |  | CLS 7 | 297 |
|  | CALL | STOLOP | STACKD | I MM1 | ABUS | DBUS. | CLS 7 | 298 |
|  | CALL | NZVLO | STACKP | SREG5 | SREG6 | SREG7. | CLS 7 | 299 |
|  | ENDINSTR |  |  |  |  |  | CLSt | 300 |
| $\begin{aligned} & \text { JHPE } \\ & 7 E \end{aligned}$ | - JUMP. | EXTENDED |  |  |  |  | CLS 7 | 301 |
|  | 4.? |  |  |  |  |  | CLS 7 | $30 ?$ |
|  | MOVE |  | I M M 1 |  |  |  | CL. S ${ }^{\text {P }}$ | 303 |
|  | ENOINSTD. |  |  |  |  |  | CLS 7 | 304 |
| $\begin{aligned} & \text { JSKE } \\ & \text { SD } \end{aligned}$ | - JUMP 1 | TO SUPCOUTINE |  |  |  |  | CLS 7 | 305 |
|  | 9.0 | $T E M P_{1}$ |  |  |  |  | CLS7 | 305 |
|  | MOV: |  |  |  |  |  | CLS 7 | 307 |
|  | ANO | TEMP3 | TEMP1 | $F F+16$ |  |  | CLS 7 | 309 |
|  | $\triangle N D$ | TEMP4 | TEMP1 | FFiOt16 |  |  | CLS 7 | 309 |
|  | SHRL | TEMPム | TEMP4 | A |  |  | CLS 7 | 319 |
|  | PUSH | TEMP3 |  |  |  |  | CLS 7 | 311 |
|  | PUSH | TEMP4 |  |  |  |  | CLS7 | 312 |
|  | MOVE | PC | IMMI |  |  |  | CLS7 | 313 |
|  | ENOINSTR |  |  |  |  |  | CLS7 | 314 |
| ENOINSDEFDEFINE |  | GETEOP |  | TEMP2. |  |  | CLS 7 | 315 |
|  |  | TEMP 1 |  |  |  | CLST | 316 |
| move |  |  | TEMP 2 |  |  | TEMP 1 |  | CLS7 | 317 |
| REATD |  |  |  |  |  |  | CLS 7 | 318 |
| RETURN |  |  |  |  |  |  | CLS 7 | 319 |
| ENDINSTR |  |  |  |  |  |  | CLS 7 | 320 |
| ENOCLASS |  |  |  |  |  |  | CLS7 | 321 |

## BIOGRAPHY

Ramon Tan was born on January 25, 1953 to TAN Hing Liong and SIAO Muy Tie in Cebu City, Cebu, Philippines. In 1968 he entered the University of the Philippines at Diliman, Quezon City, Philippines, where he majored in mathematics. He was graduated from the same university in April, 1972 with cum laude honors in the mathematics class. Subsequently, he joined the faculty of mathematics of the De La Salle College in Manila, Philippines, where he taught until May, 1974. From July 1974 to May 1976 he was a graduate student of computer science in the Mathematics Department of Lehigh University, and also Graduate Assistant at the Lehigh University Computing Center. Since June, 1976 he has been programmer/analyst for the Allentown and Sacred Heart Computer Center in Allentown, Pennsylvania.

