

Theses and Dissertations

1-1-1975

The Lehigh University IBM 360 assembler.

Henry P. Seager

Follow this and additional works at: <http://preserve.lehigh.edu/etd>



Part of the [Electrical and Computer Engineering Commons](#)

Recommended Citation

Seager, Henry P., "The Lehigh University IBM 360 assembler." (1975). *Theses and Dissertations*. Paper 1753.

This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.

THE LEHIGH UNIVERSITY IBM 360 ASSEMBLER

by

Henry P. Seager

A Thesis

Presented to the Graduate Committee

of Lehigh University

in Candidacy for the Degree of

Master of Science

in

Electrical Engineering

Lehigh University

1975

ProQuest Number: EP76025

All rights reserved

INFORMATION TO ALL USERS

The quality of this reproduction is dependent upon the quality of the copy submitted.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.



ProQuest EP76025

Published by ProQuest LLC (2015). Copyright of the Dissertation is held by the Author.

All rights reserved.

This work is protected against unauthorized copying under Title 17, United States Code
Microform Edition © ProQuest LLC.

ProQuest LLC.
789 East Eisenhower Parkway
P.O. Box 1346
Ann Arbor, MI 48106 - 1346

This thesis is accepted and approved in partial
fulfillment of the requirements for the degree of Master
of Science.

May 9, 1975
(date)

Professor in Charge

Chairman of Department

Acknowledgments

The author would like to express his gratitude to his advisor, Professor Peggy A. Ota. Her comments and suggestions were a valuable aid in preparing this thesis.

The author also wishes to thank Mr. W. R. Scheffley, Manager, System Operating Department, Pennsylvania Power & Light Co., and Mr. J. R. Evans, Supervisor, System Operating Computer Systems, Pennsylvania Power & Light Co., for their encouragement and understanding during the preparation of this thesis.

Table of Contents

| | |
|--|----|
| Abstract | 1 |
| I Introduction | 2 |
| 1.1 Background | 2 |
| 1.2 Contents of the Thesis | 6 |
| II User's Guide to LUIAS. | 11 |
| 2.1 Introduction | 11 |
| 2.2 Abort Conditions | 12 |
| 2.3 General Format | 12 |
| 2.4 The Instruction Set. | 14 |
| 2.5 The Extended Mnemonics | 15 |
| 2.6 The Pseudo-Instructions. | 15 |
| 2.7 Instructions Necessary to Execute LUIAS. . . | 16 |
| III The Routines of LUIAS. | 17 |
| 3.1 Introduction | 17 |
| 3.2 Description of the Routines. | 18 |
| 3.2.1 The Main Routine ASSMB. | 18 |
| 3.2.2 Subroutine ASSMB. | 18 |
| 3.2.3 Subroutine CONVERT. | 19 |
| 3.2.4 Subroutine GETSYM | 19 |
| 3.2.5 Subroutine LITPRIN. | 20 |
| IV ASSEMBL | |
| 4.1 Introduction | 21 |
| 4.2 Pass 1 | 22 |
| 4.3 Pass 2 | 24 |

| | | |
|----|---|-----|
| V | The Flowchart of LUIAS | 26 |
| | 5.1 Notation | 26 |
| | 5.2 Flowchart. | 27 |
| VI | Improving LUIAS. | 97 |
| | 6.1 Introduction | 97 |
| | 6.2 Increasing the Length of Assembled Code. . . | 98 |
| | 6.3 Increasing the Length of the Symbol Table. . | 99 |
| | 6.4 Increasing the Length of the Literal Table . | 100 |
| | 6.5 Increasing the Length of a Character String. . | 101 |
| | 6.6 Increasing the Ability to Evaluate Express- ion. | 102 |
| | 6.7 Adding More Pseudo-Instructions. | 103 |
| | 6.8 Adding More Machine Instructions | 104 |
| | References | 105 |
| | Appendix A | 106 |
| | Appendix B | 113 |
| | Appendix C | 115 |
| | Vita | 117 |

List of Figures

| | | |
|-----|-------------------------------------|----|
| 1.1 | The "INFO" Common Block | 7 |
| 1.2 | The "SYMINFO" Common Block. | 8 |
| 1.3 | The "LITINFO" Common Block. | 9 |
| 1.4 | The "BASINFO" Common Block. | 10 |

Contents of the Flowchart

| | |
|-----------------------|----|
| Main Program (ASSEMB) | 27 |
| Subroutine ASSEMBL | 32 |
| SLOT | 41 |
| SLOTSYM | 50 |
| EVAL | 79 |
| HALF | 86 |
| FULL | 86 |
| DOUBLE | 87 |
| CVAL | 87 |
| XVAL | 88 |
| BVAL | 88 |
| FVAL | 89 |
| HVAL | 89 |
| PVAL | 90 |
| ZVAL | 90 |
| FINDSYM | 91 |
| POSITION | 91 |
| SYMFIX | 93 |
| BASEVAL | 94 |
| Subroutine CONVERT | 94 |
| Subroutine GETSYM | 95 |
| Subroutine LITPRIN | 96 |

Abstract

The Lehigh University IBM 360 Assembler (LUIAS) is a batch mode program which enables a user to assemble an IBM 360 assembly language program on a Control Data 6400 Computer System. LUIAS assembles all but seven of the instructions in the IBM System/360 standard instruction set, 18 extended mnemonics, and 10 pseudo-instructions.

The assembler will generate the appropriate machine object code (up to 25,000 bytes), a symbol table (up to 100 symbols), a literal table (up to 50 literals), and a base table.

The assembler will attempt to assemble any source card input but will abort the assembly under 4 conditions, (core overflow, symbol table overflow, literal table overflow, or no end card encountered). Under such a condition the program will print an appropriate error and exit. If an abort condition does not occur, the assembler will print the source card images, appropriate machine code, and syntax errors encountered. Following the assembly, the assembler will print the meaning of errors encountered, the symbol table, the base table and the literal table. The generated object code is passed to a random access file for later use.

I Introduction

1.1 Background

This thesis describes an IBM System/360 assembler written for a Control Data 6400 Computer System. Using this program it is possible to obtain IBM System/360 machine code output outside of an IBM computing environment.

At the present time, Lehigh University offers a senior level elective in systems programming, E.E.315. The text used for this course is Systems Programming by John J. Donovan. The examples in this book concerned with assembly language programming are written for an IBM System/360 system. It would be desirable for the students at Lehigh University to be able to verify these examples, and also write programs in IBM Systems/360 Basic Assembly Language and have them executed. A set of programs would accomplish this end. The first of these programs would assemble the students program on a CDC 6400 Computer, the only large scale computer system presently available at Lehigh University. A second program would take the machine language assembled output and execute it. This second program The Lehigh University IBM Simulator ⁽¹⁾ (Luis) is available at the Lehigh University Computer Center.

This thesis describes the first program, the Lehigh University IBM 360 Assembler (LUIAS). LUIAS is a batch mode program which assembles all but seven of the instructions in the IBM System/360 standard instruction set, (2) 18 mnemonics, and 10 pseudo-instructions. The program is available through the Lehigh University Computing Center.

LUIAS can assemble up to ten thousand bytes of machine code which is stored in the common block "INFO" (Fig. 1.1). LUIAS also creates a symbol table of up to 100 symbols which is stored in the common block "SYMINFO" (Fig. 1.2). In addition LUIAS creates a literal table of maximum length fifty stored in the common block "LITINFO" (Fig. 1.3) and a base table stored in the common block "BASINFO" (Fig. 1.4).

LUIAS was written to be compatible with a second program which will execute the assembled machine code. This second program must execute the assembled code within the constraints of a CDC 6400 Computer System. Thus, the normal methods of machine control including I/O and interrupts cannot be used. For this reason, the seven control instructions (Diagnose, Set System Mask, Load PSW, Halt I/O, Supervisor Call, Test Channel, and Test I/O) has been omitted from the standard instruction set.* A modified form of the SIO instruction has been

included which is compatible with the program which will execute the machine code.

LUIAS is a basic two pass assembler. The main purpose of pass 1 is to create a symbol table and a literal table for use in symbolic referencing. This pass must constantly calculate the instruction location counter (ILC) so that the proper values for the symbols and literals can be generated. Pass 2 is concerned with generating the actual machine code using the symbol and literal tables extensively to generate the instruction fields. Details of the decisions made in the two passes are contained in Chapter IV.

LUIAS is powerful enough to generate machine code to perform any logical function. However, to duplicate every feature available on a real IBM System/360 Assembler would have been a tremendous task. Certain simplifying assumptions were made to make the machine code output (byte oriented) compatible with the word length of the CDC 6400 computer (60 bits). These assumptions restrict the programmer in the use of evaluating arithmetic expressions and in declaring arbitrary character lengths. Still, within these constraints, the programmer has lost no basic tool necessary to write an assembly language program. The constraints imposed on the programmer are explained in Section 2.3. Suggestions for improving the constraints

are contained in Chapter VI.

1.2 Contents of the Thesis

The remaining portion of this thesis is divided into five chapters and three appendices. Chapter II is a user's guide for using the Lehigh University IBM 360 Assembler. Chapter III gives a short description of each of the five routines which comprise the assembler. Chapter IV gives a more detailed description of the subroutine ASSEMBL which actually assembles the machine code. The last chapter, Chapter VI, describes how additional capabilities can be added to LUIAS.

Appendix A contains material (reproduced from the manual, IBM System/360 Principles of Operation) which should be of value to those who are unfamiliar with the instructions of the IBM System/360 Appendix B contains a typical output from LUIAS which contains no assembly errors. Appendix C contains an output from LUIAS which contains all possible (16) assembly errors.

| | |
|------------------|--|
| ICONT 2500 WORDS | The assembled machine code |
| ICARD 8 WORDS | The current source card being analyzed |
| IERR | The syntax error number on the card (1-16) |
| ILOC | The current location counter |
| IOLOC | The previous location counter |
| ICODE 2 WORDS | The assembled code for the current output line |
| IEND | If equal to a 1, signifies an end card has been encountered |
| IPROC | If not equal to a zero, signifies there is more processing on the current card |
| IPRINT | Determines type of listing printing card (1-6) |
| IPASS | If equal to a 1, signifies pass 2 |
| IDEL | Spare |
| ILABL | If equal to a 1, signifies there is a label on the card |
| ICHAR | Pointer to current character being analyzed (0-71) |
| IERSEV | Spare |
| IWORD | Pointer to active word within ICONT (0-2499) |
| IOUT | Pointer to active word within ICODE (0-1) |
| IWSHIFT | Pointer to active bit within ICONT active word (54-12) |
| IOSHIFT | Pointer to active bit within active word of ICODE (54-0) |
| ISTART | Contains program starting byte address |

Fig. 1.1 The "INFO" Common Block

| | |
|-------------------|--|
| IABORM | If not equal to zero, an abort condition was found in pass 1 |
| ISYNTAB 100 WORDS | The symbol table |
| A B C D E F G | |
| ISYMLOC | Current pointer into ISYNTAB to extract an entry for printing (0-99) |
| ISYMEND | If equal to a 1, the end of the table has been encountered during printing |
| ISYM | Current symbol for printing |
| IDUP | If equal 1, the current symbol is duplicated |
| ISYMLVAL | Current symbol value, right justified |
| ISYML | Contains symbol length in bytes (1-6) |
| ISYMR | If equal 1, current symbol is relocatable |

- A. If equal 1, entry is in use (1 bit)
- B. If equal 1, entry is duplicated (1 bit)
- C. If equal 1, entry is absolute (1 bit)
- D. Spare (4 bits)
- E. Symbol length in bytes (3 bits)
- F. Symbol value in binary (20 bits)
- G. The symbol in display code (30 bits)

Fig. 1.2 The "SYMINFO" Common Block


| | | | | | | |
|-------------------------------------|---|---|---|---|---|---|
| ILIT 150 Words 3 words per entry | | | | | | |
| A | B | C | D | E | F | G |
| H | | I | J | | K | |
| L | | | M | | | |
| | | | | | | |
| ILITPNT | | | | | | |
| ILEND | | | | | | |
| ILPRNT1 | | | | | | |
| ILPRNT2 | | | | | | |
| ILPRNT3 | | | | | | |
| ILPRNT4 | | | | | | |
| IKNOW | | | | | | |
| ILLEN | | | | | | |

The literal table

Pointer to entry in ILIT to be removed for printing
If equal to a 1, end of table found
Current literal in display code
Current literal core address
Contents of literal core address in binary
If equal 0, contents of literal core address are not known
Length of literal in bytes

- A. If equal 1, entry is in use (1 bit)
- B. If equal 1, entry in previous litorg block (1 bit)
- C. If equal 1, end of this litorg block (1 bit)
- D. If equal 1, this entry has been printed and cannot be used for backward references (1 bit)
- E. The core contents of the literal are known if equal to 1 (1 bit)
- F. Spare (1 bit)
- G. The literal in display code (54 bits)
- H. Spare (36 bits)
- I. Literal boundary 0=byte, 1=halfword, 2=fullword, 3=doubleword (2 bits)
- J. The length of the literal in bytes (4 bits)
- K. The core address of the literal (20 bits)
- L. Spare (12 bits)
- M. Core contents of the literal location (48 bits)

Fig. 1.3 The "LITINFO" Common Block



A. If equal to a 1, this base register is available (1 bit)

B. Contents of base register (59 bits)

Relative position in table (0-15) determines base register number.

Fig. 1.4 The "BASINFO" Common Block

II User's Guide to LUIAS

2.1 Introduction

LUIAS takes a program written in IBM System/360 assembly language and converts it into IBM System/360 machine language with appropriate listings. LUIAS assembles all but seven of the instructions in IBM System/360 standard instruction set (Diagnose, Set System Mask, Load PSW, Halt I/O, Supervisor Call, Test Channel and Test I/O are omitted), 18 extended mnemonics, and 10 pseudo-ops. LUIAS outputs the assembled machine language to the file PGM. LUIAS will also output to the line printer an assembly listing which includes the card source image, current location counter, machine code, an error code, and the source card number. At the end of the listing the total number of errors is printed followed by the meaning of each error. Next is printed the program first word address, next available address and program length. Following are printed the actual object code passed to the file. PGM, the symbol table, the literal table, and the base table, Appendices B and C contain typical outputs of LUIAS.

This chapter describes the features and use of LUIAS. Section 2 describes the abort conditions. Section 3

describes the general format for source card input to LUIAS. Section 4 discusses the instruction set, Section 5, the extended mnemonics and Section 6, the pseudo-instructions. Section 7 states the job control language necessary to execute LUIAS on the CDC 6400.

2.2 Abort Conditions

LUIAS will attempt to assemble whatever source cards are presented. However, 4 conditions will cause LUIAS to abort during pass 1 and produce no output:

1. No END card is encountered.
2. Greater than 10,000 bytes of object code are to be generated.
3. More than 100 symbols are defined.
4. More than 50 literals are defined.

In all cases, an abort message will be printed.

2.3 General Format

1. LUIAS accepts source statements in a free format.
2. A comment card must have an asterick in column 1.
3. A label must begin in column 1 and must begin with an alpha character. The rest of the label can be alpha numeric and can be up to 5 characters long. If it is more than 5 characters long, only the first five are used.


4. A comment can appear on any card providing it is preceded by at least one blank following the operand field.
5. Card columns 73-80 are ignored and used for sequencing or identification only.
6. A constant, whether defined as a literal or in a DC statement can be at maximum 6 characters long. e.g. X(0004) is valid, X(0145764) is invalid.
7. The length parameter in a DC statement is not implemented.
8. A label multiplier in any statement is not permitted; e.g., DC ALPHA P(1).
9. Left and right parentheses replace the quotes when defining a constant, e.g. F(l) instead of F'l'. The quote does not exist in the CDC 6400 character set.
10. The maximum length of any constant or literal is 6. Therefore, in a storage to storage instruction, explicit declarations must be used if the implied length is greater than 6.
11. In any operand field, an expression to be evaluated can contain fixed point numbers only. e.g. LABEL+3 is valid while LABEL+X(3) is invalid.
12. Imbedded blanks in any operand are invalid.

2.4 The Instruction Set

Eighty (80) instructions are implemented and all follow the standard IBM assembly language format (except for the SIO instruction) with the exceptions as noted in Section 2.3. The SIO instruction has the format:


LABEL1 SIO R,LABEL2
and LABEL1 SIO R,D1(B1) for a read operation
 LABEL1 SIO W,LABEL2
 LABEL1 SIO W,D1(B1) for a write operation.

The SIO instruction will be assembled into the following format:



Where the code is 01 for writing and 00 for reading.

The address specified by Bl and Dl is a fullword. This fullword contains the count of the number of words to be read into memory or output from memory and the starting address of the user's buffer area according to the following format:



Where B and D specify the starting address (See Section 2.6). This form of the SIO instruction is necessary for the companion program, LUIS which will execute the assembled code.

2.5 The Extended Mnemonics

All 18 extended mnemonics are implemented and all follow the standard IBM assembly language format with the exceptions as noted in Section 2.3.

2.6 The Pseudo Instructions

The assembler will process 10 pseudo-ops. Nine (9) are standard IBM pseudo-ops. The 10th is a new pseudo-op created for ease in doing I/O.

1. START The operand field may be blank or a fixed point number.
2. ORG The operand field may be blank or a fixed point number.
3. USING Any number of registers can be defined in one statement.
4. DROP Only one register can be dropped per statement.
5. LTORG
6. END
7. EQU
8. DC Only one type of constant can be defined per statement. Multiple different constants of the same type can be defined by one statement. If a multiplier is used, it must be a fixed point number and then only one constant can be defined by that statement.
e.g. DC F(1,2,56)
 DC 23F(126)
9. DC Only one type of constant can be defined per statement. A fixed point multiplier is optional.
e.g. DS F
 DS 100F
10. IO This is a new pseudo-op created for ease in doing I/O. It has the format:
 LABEL2 IO N,LABEL3
 or LABEL2 IO N,D1(B1)
where N is a fixed point number, the word count to be used in the I/O opera-

tion, and LABEL3 points to the user's buffer address to be used in the I/O operation. The IO pseudo-op aligns itself on a full word boundary (a requirement of the SIO instruction). However, it is the users' responsibility to insure that LABEL3 points to a full word boundary (another requirement of the SIO Instruction).

2.7 Instructions Necessary to Execute LUIAS

The following minimum job control language is necessary to successfully execute LUIAS:

```
JOB CARD
ATTACH(LUIAS, ID=HPS)
LUIAS
CATALOG(PGM, XXXX, ID=YYY)*
7-8-9 card
Source Statements
EOF
```

*XXXX and YYY are any alpha characters as determined by the user which identify the file which contains the object code output for later use by the program LUIS.

III The Routines of LUIAS

3.1 Introduction

The Lehigh University IBM 360 Assembler is written in Compass^(3,4) assembly language and Fortran. The program consists of a main routine written in Fortran and four subroutines written in Compass. The Compass subroutines assume that the main routine is compiled using the RUN compiler. Approximately 27.1 CP seconds are needed to compile and assemble the program. 32462 octal words of central memory are required by the program and the various system routines which it calls. Additional central memory is needed for the loader and the loader tables. Section 2 gives a general description of each of the routines of LUIAS.

3.2 Description of the Routines

3.2.1 The Main Routine ASSMB

The main routine is written in Fortran. All I/O communications are handled by this routine. During pass 1, this routine is responsible for reading cards from the card reader, passing the source code to the subroutine ASSMBL for analysis, saving the source on mass storage for pass 2, and printing any abort conditions. During pass 2, this routine will again pass the source code to the subroutine ASSMBL for further analysis, print the assembled machine code, and pass the final output code to mass storage for later use. At the conclusion of the assembly, this routine is also responsible for printing the symbol table, the base table and the literal table. (See flowchart pp. 27-31).

3.2.2 Subroutine ASSMBL

Subroutine ASSMBL is written in COMPASS. This subroutine is the routine which actually assembles the source statements. This routine is responsible for generating symbols and literals during pass 1, and for updating the location counter. When an END statement is encountered this routine will pass a flag to the routine ASSMB to signify the end of pass 1. Abort conditions are also determined by this routine during pass 1. During pass 2, ASSMBL is responsible for forming

the base table and generating the actual machine code. As each line of code is generated, it is passed along with any error conditions encountered to the routine ASSMBL for printing. When the END statement is encountered during pass 2, ASSEMBL will generate any literals necessary and pass them to ASSEMB for printing. This signifies the end of the assembly. (See flowchart pp. 32-94).

3.2.3 Subroutine CONVERT

Subroutine CONVERT is written in COMPASS. This subroutine will convert one word passed to it to the equivalent display code representation. The passed word contains ten right justified hex digits. The converted word contains ten display code digits, the CDC 6400 representation of the hex digits pass (See flowchart pp. 94).

3.2.4 Subroutine GETSYM

Subroutine GETSYM is written in COMPASS. This subroutine is responsible for removing an entry from the symbol table and formating it for printing. All parameters are passed via the common block "SYMINFO" (Fig. 1.2). Everytime this routine is called it will remove and format the next entry. A flag is set to signify the end of table has been encountered. (See flowchart pp. 95).

3.2.5 Subroutine LITPRIN

Subroutine LITPRIN is written in COMPASS. This subroutine is responsible for removing an entry from the literal table and formating it for printing. All parameters are passed via the common block "LITINFO" (Fig. 1.3). Everytime this routine is called it will remove and format the next entry. A flag is set to signify the end of table has been encountered. (See flowchart pp. 96).

IV ASSEMBL

4.1 Introduction

Subroutine ASSEMBL is the heart of the Lehigh University IBM 360 Assembler. ASSEMBL is the routine which actually assembles the source statements, generates machine code, determines abort and syntax errors, and creates all tables necessary for the assembly. Section 2 describes the action taken by ASSEMBL during pass 1 of the assembly. Section 3 describes how the actual machine code is generated during pass 2.

4.2 Pass 1

During pass 1, the main task of ASSEMBL is to create the symbol and literal tables. A number of secondary functions are performed while accomplishing this end.

As each source card is passed to ASSEMBL, a check is made for an asterick in card column 1. If it is found, no further action is taken since the card is a comment card. Otherwise, ASSEMBL looks for a valid label. If one is found, it is saved for possible later insertion into the symbol table.

Next, a check is made for a valid pseudo-op. If one is found, a branch is taken to the proper processor. Some pseudo-ops require no processing at this time (DROP, USING), while others require updating the location counter only (START,ORG). Other types (DC,DS,IO) require evaluating the operand expression, while another group (LTORG,END) require resolving addresses for the literal table. The EQU pseudo-op requires evaluation of the operand and making an entry in the symbol table. At this point, if a label had been found, an entry is made into the symbol table.

It is during this pass that a check is made for a table overflow (machine code output, literal, or symbol table). If an overflow occurs, a flag is set and a return is made to the main program (ASSEMB) to abort

the assembly.

If a pseudo-op had not been found, a valid machine operation or extended mnemonic is searched for. If one is found, it is only necessary to update the instruction location counter (ILC) at this time.

If no valid operation had been found on the card, no action is taken since the card will be flagged to be in error during pass 2.

When the end card is encountered, a flag is set for the main program to signify the end of pass 1.

4.3 Pass 2

As each card image is received, a check is made for an asterick in card column 1. If one is found, return is made to the main program to print the card. If no asterick is found, the label field is analyzed. If an invalid is found, an error flag is set. However, if a valid label is found, a search is made of the symbol table to see if the label is duplicated. If it is duplicated an error flag is set.

Next, the operation field is checked. If a valid pseudo-op is found, a branch is made to the proper processor. The DROP and USING statements require making entries in the base table, while the START and ORG cards require updating the location counter. The pseudo-ops DC,DS,IO require evaluating the operand field and generating the appropriate machine code. LTORG and END cards require generating code for any existing literals, while the EQU statement requires no action. If any error had been found while evaluating the operand field of the pseudo-op card, an error flag is set accordingly.

If no valid pseudo-op has been found a search is made for a valid instruction type or extended mnemonic. If one is found, a branch is made to the appropriate instruction processor. This processor will evaluate the

operand field and insert the proper fields into the instruction machine code. If an error is found during evaluation, an error flag is set accordingly.





If no valid operation field is found, an error flag is set and return is made to the main program.

For each call made to ASSEMBL, return is made to the main program with 5 variables set in the "INFO" common block (Fig. 1.1). IPRINT contains a number (1-6) which tells the main program how to print the assembled line (e.g. a START card does not require printing any assembled machine code). IERR contains a number (0-16) which defines the error type encountered. ICODE contains the assembled machine code. If the variable IPROC is not equal to a zero, then ASSEMBL has more processing on the same card image. (e.g. a DC statement could generate more than one line to be printed). IEND is set to a 1 to signify the end of the assembly.


V. The Flowchart of LUIAS


5.1 Notation


The following notations will be used in the flowchart:


| <u>Notation</u> | <u>Meaning</u> |
|---|--|
|  | Decision block |
|  | Processing block |
|  | Closed subroutine where XXXX is the name of the closed subroutine |
|  | Off page connector, which signifies the page where the branch is made to |
|  | On page connector |
|  | Arithmetic sum |
|  | Arithmetic difference |
|  | Entry point of subroutine XXXX |
|  | Ending point of subroutine |


5.2 Flowchart



















































































































































































































VI. Improving LUIAS

6.1 Introduction

LUIAS contains certain restrictions which were imposed because of the differences between the byte oriented IBM System/360 and the word oriented CDC 6400. Other restrictions were imposed to decrease the length of the program LUIAS. This chapter discusses how to remove or lessen the impact of these restrictions.

Section 2,3 and 4 discuss how the increase the table lengths contained within LUIAS. Section 5 discusses increasing the length of a valid character string. Section 6 discusses how to increase LUIAS's ability to evaluate expressions. Section 7 describes how to add additional pseudo-instructions, while Section 8 describes how to add more machine instructions.

6.2 Increasing the Length of Assembled Machine Code

At the present time, LUIAS can assemble up to 25,000 bytes of machine code. This code is stored 10 bytes per word (display code) in the array ICONT. The maximum number of bytes of assembled machine code can be increased (10 bytes at a time) by increasing ICONT (1 word at a time), which is contained in the "INFO" common block (Fig. 1.1). This change must be made in the main program ASSMB and in the subroutine ASSMBL. A constant within ASSMBL which defines the length of the table must be changed accordingly.

6.3 Increasing the Length of the Symbol Table

LUIAS can presently store up to 100 symbols.

These symbols are stored in the array ISYMTAB, one word per entry, within the common block "SYMINFO" (Fig. 1.2). For every additional symbol desired, one word must be added to ISYMTAB. This change must be made in the main routine ASSMB, the subroutine ASSMBL, and the subroutine GETSYM. A constant within ASSMBL and a constant within GETSYM which define the length of the table must be changed accordingly.

6.4 Increasing the Length of the Literal Table

LUIAS can generate up to 50 literals and store them in the literal table. These literals are stored in the array ILIT, 3 words per entry, within the common block "LITINFO" (Fig. 1.3). To increase the length of the literal table, the array ILIT must be increased 3 words for each additional entry. This change must be made within the main routine ASSMB, the subroutine ASSMBL, and the subroutine LITPRIN. A constant within ASSMBL and a constant within LITPRIN which define the length of the table must be increased by 3 for each additional entry.

6.5 Increasing the Length of a Character String

LUIAS will accept a character string of maximum length 6. This restriction was imposed so that the entire string could be stored in 1 CDC 6400 computer word. If this restriction had not been imposed, a literal character string could not be stored in one word of the literal table. An elaborate scheme would then have to be developed to keep track of the length of literals and their position within the literal table. This restriction does not exist within the IBM System/360 since every character occupies one byte and every byte in an IBM/360 can be addressed.

The logic necessary to keep track of the position of a character within a CDC 6400 word seemed not be justify the limited improvement to be gained.

A programmer using LUIAS must merely use explicit declarations in a storage to storage instruction if he wishes to use data that is longer than 6 characters.

6.6 Increasing the Ability to Evaluate Expressions

At the present time, LIJIAS will evaluate any expression that contains fixed point numbers only. This restriction is imposed because the evaluation routines cannot distinguish between a symbol and a constant other than fixed point.

The CDC 6400 computer system does not support the single quote character ('). To enclose a declared constant, the left and right parenthesis were chosen to replace the single quote. The general purpose evaluation routines can now no longer distinguish between a symbol followed by a left parenthesis and a character declaration.

This problem can be overcome by using symbols other than parenthesis for character declarations, or by writing more specific evaluation routines. The closed subroutine EVAL within the subroutine ASSEMBL could then be easily expanded to accept constant declarations that are not fixed point numbers.

6.7 Adding More Pseudo-Instructions

To add any additional pseudo-instructions, it is necessary to add an entry into the pseudo-operation table and to change a constant within ASSEMBL which defines the length of the table. This entry has the following format:

| | |
|---|---|
| A | B |
|---|---|

A. Unused (30 bits)

B. Pseudo-op mnemonic (30 bits display code)

It is also necessary to make an entry into a table which parallels the pseudo-op table. This table entry would be a branch to the proper pseudo-op processor. The logic to process the new pseudo-op can be inserted at the end of subroutine ASSEMBL.

6.8 Adding More Machine Instructions

To add any additional instruction it is necessary to add an entry into the machine operation table and to change a constant within ASSEMBL which defines the length of the table. This entry has the following format:

| | | | | |
|---|---|---|---|---|
| A | B | C | D | E |
|---|---|---|---|---|

- A. Hexidecimal op-code (12 bits display code)
- B. Unused (12 bits)
- C. Instruction type (9 bits)

0 RR Format
1 RX Format
2 RS Format (no shift instructions)
3 RS Format (all shift instructions)
4 SI Format (SIO instruction only)
5 SI Format (without an I2 field)
6 SI Format (with an I2 field)
7 SS Format (L field only)
8 SS Format (L1 and L2 fields)

- D. Instruction length in bytes (6 bits)
- E. Instruction mnemonic (24 bits display code)

Appendix A lists all IBM System/360 instructions.

References


1. Horey, Leonard I: The Lehigh University IBM/360 Simulator. A Masters Thesis, Lehigh University, 1975.
2. A22-6821-6, IBM System/360 Principles of Operation, Copyright 1967, International Business Machines Corporation.
3. COMPASS Version 3 Reference Manual, Copyright 1974, Control Data Corporation.
4. Grishman, Ralph: "Assembly Language Programming for the Control Data 6000 Series," Algorithmic Press, New York, Copyright 1971.
5. SCOPE Reference Manual Version 3.4.1, Copyright 1974, Control Data Corporation.
6. Donovan, John J: "Systems Programming," McGraw-Hill Book Company, Copyright 1972.

Appendix A

| STANDARD INSTRUCTION SET | | | | |
|---------------------------------|----------|------|------|------------------------|
| NAME | MNEMONIC | TYPE | CODE | OPERAND |
| Add | AR | RR | 1A | R1, R2 |
| Add | A | RX | 5A | R1, D2 (X2, B2) |
| Add Halfword | AH | RX | 4A | R1, D2 (X2, B2) |
| Add Logical | ALR | RR | 1E | R1, R2 |
| Add Logical | AL | RX | 5E | R1, D2 (X2, B2) |
| AND | NR | RR | 14 | R1, R2 |
| AND | N | RX | 54 | R1, D2 (X2, B2) |
| AND | NI | SI | 94 | D1(B1), I2 |
| AND | NC | SS | D4 | D1(L, B1), D2(B2) |
| Branch and Link | BALR | RR | 05 | R1, R2 |
| Branch and Link | BAL | RX | 45 | R1, D2 (X2, B2) |
| Branch on Condition | BCR | RR | 07 | M1, R2 |
| Branch on Condition | BC | RX | 47 | M1, D2 (X2, B2) |
| Branch on Count | BCTR | RR | 06 | R1, R2 |
| Branch on Count | BCT | RX | 46 | R1, D2 (X2, B2) |
| Branch on Index High | BXH | RS | 86 | R1, R3, D2 (B2) |
| Branch on Index Low or Equal | BXLE | RS | 87 | R1, R3, D2 (B2) |
| Compare | CR | RR | 19 | R1, R2 |
| Compare | C | RX | 59 | R1, D2 (X2, B2) |
| Compare Halfword | CH | RX | 49 | R1, D2 (X2, B2) |
| Compare Logical | CLR | RR | 15 | R1, R2 |
| Compare Logical | CL | RX | 55 | R1, D2 (X2, B2) |
| Compare Logical | CLC | SS | D5 | D1(L, B1), D2(B2) |
| Compare Logical | CLI | SI | 95 | D1(B1), I2 |
| Convert to Binary | CVB | RX | 4F | R1, D2 (X2, B2) |
| Convert to Decimal | CVD | RX | 4E | R1, D2 (X2, B2) |
| Diagnose | SI | | 83 | |
| Divide | DR | RR | 1D | R1, R2 |
| Divide | D | RX | 5D | R1, D2 (X2, B2) |
| Exclusive OR | XR | RR | 17 | R1, R2 |
| Exclusive OR | X | RX | 57 | R1, D2 (X2, B2) |
| Exclusive OR | XI | SI | 97 | D1(B1), I2 |
| Exclusive OR | XC | SS | D7 | D1(L, B1), D2(B2) |
| Execute | EX | RX | 44 | R1, D2 (X2, B2) |
| Halt I/O | HIO | SI | 9E | D1(B1) |
| Insert Character | IC | RX | 43 | R1, D2 (X2, B2) |
| Load | LR | RR | 18 | R1, R2 |
| Load | L | RX | 58 | R1, D2 (X2, B2) |
| Load Address | LA | RX | 41 | R1, D2 (X2, B2) |
| Load and Test | LTR | RR | 12 | R1, R2 |
| Load Complement | LCR | RR | 13 | R1, R2 |
| Load Halfword | LH | RX | 48 | R1, D2 (X2, B2) |
| Load Multiple | LM | RS | 98 | R1, R3, D2 (B2) |
| Load Negative | LNR | RR | 11 | R1, R2 |
| Load Positive | LPR | RR | 10 | R1, R2 |
| Load PSW | LPSW | SI | 82 | D1(B1) |
| Move | MVI | SI | 92 | D1(B1), I2 |
| Move | MVC | SS | D2 | D1(L, B1), D2(B2) |
| Move Numerics | MVN | SS | D1 | D1(L, B1), D2(B2) |
| Move with Offset | MVO | SS | F1 | D1(L1, B1), D2(L2, B2) |
| Move Zones | MVZ | SS | D3 | D1(L, B1), D2(B2) |
| Multiply | MR | RR | 1C | R1, R2 |
| Multiply | M | RX | 5C | R1, D2 (X2, B2) |
| Multiply Halfword | MH | RX | 4C | R1, D2 (X2, B2) |
| OR | OR | RR | 16 | R1, R2 |
| OR | O | RX | 56 | R1, D2 (X2, B2) |
| OR | OI | SI | 96 | D1(B1), I2 |
| OR | OC | SS | D6 | D1(L, B1), D2(B2) |
| Pack | PACK | SS | F2 | D1(L1, B1), D2(L2, B2) |
| Set Program Mask | SPM | RR | 04 | R1 |
| Set System Mask | SSM | SI | 80 | D1(B1) |
| Shift Left Double | SLDA | RS | 8F | R1, D2(B2) |
| Shift Left Single | SLA | RS | 8B | R1, D2(B2) |
| Shift Left Double Logical | SLDL | RS | 8D | R1, D2(B2) |
| Shift Left Single Logical | SLL | RS | 89 | R1, D2(B2) |
| Shift Right Double | SRDA | RS | 8E | R1, D2(B2) |

(2)

| STANDARD INSTRUCTION SET (Continued) | | | |
|--|------|----|-------------|
| Shift Right Single | SRA | RS | 8A |
| Shift Right Double | | | R1, D2 (B2) |
| Logical | SRDL | RS | 8C |
| Shift Right Single | | | R1, D2 (B2) |
| Logical | SRL | RS | 88 |
| Start I/O | SIO | SI | 9C |
| Store | ST | RX | 50 |
| Store Character | STC | RX | 42 |
| Store Halfword | STH | RX | 40 |
| Store Multiple | STM | RS | 90 |
| Subtract | SR | RR | 1B |
| Subtract | S | RX | 5B |
| Subtract Halfword | SH | RX | 4B |
| Subtract Logical | SLR | RR | 1F |
| Subtract Logical | SL | RX | 5F |
| Supervisor Call | SVC | RR | 0A |
| Test and Set | TS | SI | 93 |
| Test Channel | TCH | SI | 9F |
| Test I/O | TIO | SI | 9D |
| Test Under Mask | TM | SI | 91 |
| Translate | TR | SS | DC |
| Translate and Test | TRT | SS | DD |
| Unpack | UNPK | SS | F3 |
| DECIMAL FEATURE INSTRUCTIONS | | | |
| Add Decimal | AP | SS | FA |
| Compare Decimal | CP | SS | F9 |
| Divide Decimal | DP | SS | FD |
| Edit | ED | SS | DE |
| Edit and Mark | EDMK | SS | DF |
| Multiply Decimal | MP | SS | FC |
| Subtract Decimal | SP | SS | FB |
| Zero and Add | ZAP | SS | F8 |
| DIRECT CONTROL FEATURE INSTRUCTIONS | | | |
| Read Direct | RDD | SI | 85 |
| Write Direct | WRD | SI | 84 |
| PROTECTION FEATURE INSTRUCTIONS | | | |
| Insert Storage Key | ISK | RR | 09 |
| Set Storage Key | SSK | RR | 08 |

BASIC INSTRUCTION FORMATS

EXTENDED MNEMONIC INSTRUCTION CODES

④

GENERAL

| Extended Code | Machine Instruction | Meaning |
|---------------|---------------------|------------------------|
| B D2(X2,B2) | BC 15, D2(X2,B2) | Branch Unconditionally |
| BR R2 | BCR 15, R2 | Branch Unconditionally |
| NOP D2(X2,B2) | BC 0, D2(X2,B2) | No Operation |
| NOPR R2 | BCR 0, R2 | No Operation (RR) |

AFTER COMPARE INSTRUCTIONS (A:B)

| | | |
|---------------|------------------|-------------------------|
| BH D2(X2,B2) | BC 2, D2(X2,B2) | Branch on A High |
| BL D2(X2,B2) | BC 4, D2(X2,B2) | Branch on A Low |
| BE D2(X2,B2) | BC 8, D2(X2,B2) | Branch on A Equal B |
| BNH D2(X2,B2) | BC 13, D2(X2,B2) | Branch on A Not High |
| BNL D2(X2,B2) | BC 11, D2(X2,B2) | Branch on A Not Low |
| BNE D2(X2,B2) | BC 7, D2(X2,B2) | Branch on A Not Equal B |

AFTER ARITHMETIC INSTRUCTIONS

| | | |
|---------------|------------------|---------------------|
| BO D2(X2,B2) | BC 1, D2(X2,B2) | Branch on Overflow |
| BP D2(X2,B2) | BC 2, D2(X2,B2) | Branch on Plus |
| BM D2(X2,B2) | BC 4, D2(X2,B2) | Branch on Minus |
| BZ D2(X2,B2) | BC 8, D2(X2,B2) | Branch on Zero |
| BNP D2(X2,B2) | BC 13, D2(X2,B2) | Branch on Not Plus |
| BNM D2(X2,B2) | BC 11, D2(X2,B2) | Branch on Not Minus |
| BNZ D2(X2,B2) | BC 7, D2(X2,B2) | Branch on Not Zero |

AFTER TEST UNDER MASK INSTRUCTIONS

| | | |
|---------------|------------------|--------------------|
| BO D2(X2,B2) | BC 1, D2(X2,B2) | Branch if Ones |
| BM D2(X2,B2) | BC 4, D2(X2,B2) | Branch if Mixed |
| BZ D2(X2,B2) | BC 8, D2(X2,B2) | Branch if Zeros |
| BNO D2(X2,B2) | BC 14, D2(X2,B2) | Branch if Not Ones |

RR FORMAT INSTRUCTIONS

| Deci- mal | Hexa- deci- mal | Mnemonic | Graphic & Con- trol Symbols BCDIC EBCDIC | (2) 7-Track Tape BCDIC | Punched Card Code | System/360 8-Bit Code |
|--------------|-----------------------|------------|--|------------------------------|-------------------------|-----------------------------|
| 0 | 00 | | NUL | | 12-0-1-8-9 | 0000 0000 |
| 1 | 01 | | SOH | | 12-1-9 | 0000 0011 |
| 2 | 02 | | STX | | 12-2-9 | 0010 0010 |
| 3 | 03 | | ETX | | 12-3-9 | 0001 0011 |
| 4 | 04 | SPM | PF | | 12-4-9 | 0000 0100 |
| 5 | 05 | BALR | HT | | 12-5-9 | 0001 0101 |
| 6 | 06 | BCTR | LC | | 12-6-9 | 0000 0110 |
| 7 | 07 | BCR | DEL | | 12-7-9 | 0000 0111 |
| 8 | 08 | SSK | | | 12-8-9 | 0000 1000 |
| 9 | 09 | ISK | | | 12-1-8-9 | 0000 1001 |
| 10 | 0A | SVC | SMM | | 12-2-8-9 | 0000 1010 |
| 11 | 0B | | VT | | 12-3-8-9 | 0000 1011 |
| 12 | 0C | (EBCDIC +) | FF | | 12-4-8-9 | 0000 1100 |
| 13 | 0D | (EBCDIC -) | CR | | 12-5-8-9 | 0000 1101 |
| 14 | 0E | | SO | | 12-6-8-9 | 0000 1110 |
| 15 | 0F | | SI | | 12-7-8-9 | 0000 1111 |
| 16 | 10 | LPR | DLE | | 12-11-1-8-9 | 0001 0000 |
| 17 | 11 | LNR | DC1 | | 11-1-9 | 0001 0001 |
| 18 | 12 | LTR | DC2 | | 11-2-9 | 0001 0010 |
| 19 | 13 | LCR | TM | | 11-3-9 | 0001 0011 |
| 20 | 14 | NR | RES | | 11-4-9 | 0001 0100 |
| 21 | 15 | CLR | NL | | 11-5-9 | 0001 0101 |
| 22 | 16 | OR | BS | | 11-6-9 | 0001 0110 |
| 23 | 17 | XR | IL | | 11-7-9 | 0001 0111 |
| 24 | 18 | LK | CAN | | 11-8-9 | 0001 1000 |
| 25 | 19 | CR | EM | | 11-1-8-9 | 0001 1001 |
| 26 | 1A | AR | CC | | 11-2-8-9 | 0001 1010 |
| 27 | 1B | SR | CU1 | | 11-3-8-9 | 0001 1011 |
| 28 | 1C | MR | IFS | | 11-4-8-9 | 0001 1100 |
| 29 | 1D | DR | IGS | | 11-5-8-9 | 0001 1101 |
| 30 | 1E | ALR | IRS | | 11-6-8-9 | 0001 1110 |
| 31 | 1F | SLR | IUS | | 11-7-8-9 | 0001 1111 |
| 32 | 20 | LPDR | DS | | 11-0-1-8-9 | 0010 0000 |
| 33 | 21 | LNDR | SOS | | 0-1-9 | 0010 0001 |
| 34 | 22 | LTDR | FS | | 0-2-9 | 0010 0010 |
| 35 | 23 | LCDR | | | 0-3-9 | 0010 0011 |
| 36 | 24 | HDR | BYP | | 0-4-9 | 0010 0100 |
| 37 | 25 | LRDR | LF | | 0-5-9 | 0010 0101 |
| 38 | 26 | MXR | FTB | | 0-6-9 | 0010 0110 |
| 39 | 27 | MXDR | ESC | | 0-7-9 | 0010 0111 |
| 40 | 28 | LDR | | | 0-8-9 | 0010 1000 |
| 41 | 29 | CDR | | | 0-1-8-9 | 0010 1001 |
| 42 | 2A | ADR | SM | | 0-2-8-9 | 0010 1010 |
| 43 | 2B | SDR | CU2 | | 0-3-8-9 | 0010 1011 |
| 44 | 2C | MDR | | | 0-4-8-9 | 0010 1100 |
| 45 | 2D | DDR | ENQ | | 0-5-8-9 | 0010 1101 |
| 46 | 2E | AWR | ACK | | 0-6-8-9 | 0010 1110 |
| 47 | 2F | SWR | BEL | | 0-7-8-9 | 0010 1111 |
| 48 | 30 | LPER | | | 12-11-0-1-8-9 | 0011 0000 |
| 49 | 31 | LNER | | | 1-9 | 0011 0001 |
| 50 | 32 | LTER | SYN | | 2-9 | 0011 0010 |
| 51 | 33 | LCER | | | 3-9 | 0011 0011 |
| 52 | 34 | HER | PN | | 4-9 | 0011 0100 |
| 53 | 35 | LRER | RS | | 5-9 | 0011 0101 |
| 54 | 36 | AXR | UC | | 6-9 | 0011 0110 |
| 55 | 37 | SXR | EOT | | 7-9 | 0011 0111 |
| 56 | 38 | LER | | | 8-9 | 0011 1000 |
| 57 | 39 | CER | | | 1-8-9 | 0011 1001 |
| 58 | 3A | AER | | | 2-8-9 | 0011 1010 |
| 59 | 3B | SFR | CU3 | | 3-8-9 | 0011 1011 |
| 60 | 3C | MLR | DC4 | | 4-8-9 | 0011 1100 |
| 61 | 3D | DER | NAK | | 5-8-9 | 0011 1101 |
| 62 | 3E | AL'R | | | 6-8-9 | 0011 1110 |
| 63 | 3F | SUR | SUB | | 7-8-9 | 0011 1111 |

(2) Add C (check bit) for odd or even parity as needed, except for even parity.
decimal 64 is CA, the same as decimal 122.

(3) Decimal Feature instructions. (4) System 360 assembler programs require these codes.

RR FORMAT Op Code R₁, M₁ R₂ R₁, R₂ – meaningful for all RR
 0 7 8 11 12 15 instructions except SPM, SVC

BASE AND
INDEX
REGISTERS

| | | | | | | |
|---|---|---|----|----|----|-----------------------|
| 0 | 7 | 8 | 11 | 12 | 15 | Base Address or Index |
|---|---|---|----|----|----|-----------------------|

31

RX FORMAT INSTRUCTIONS

| Dec val | Hexa dec mal | Mnemonic | Graphic & Con- trol Symbols BCDIC EBCDIC | (2) 7-Track Tape BCDIC | (2) Punched Card Code | System/360 8 Bit Code | (4) |
|------------|--------------------|----------|--|------------------------------|--------------------------------|-----------------------------|-------------|
| 64 | 40 | STII | | SP | (2) | no punches | 0100 0000 |
| 65 | 41 | LA | | | 12-0-1-9 | 0100 0001 | |
| 66 | 42 | STC | | | 12-0-2-9 | 0100 0010 | |
| 67 | 43 | IC | | | 12-0-3-9 | 0100 0011 | |
| 68 | 44 | EX | | | 12-0-4-9 | 0100 0100 | |
| 69 | 45 | BAL | | | 12-0-5-9 | 0100 0101 | |
| 70 | 46 | BCT | | | 12-0-6-9 | 0100 0110 | |
| 71 | 47 | BC | | | 12-0-7-9 | 0100 0111 | |
| 72 | 48 | LH | | | 12-0-8-9 | 0100 1000 | |
| 73 | 49 | CH | | | 12-1-8 | 0100 1001 | |
| 74 | 4A | AH | * | | 12-2-8 | 0100 1010 | |
| 75 | 4B | SH | * | | 12-3-8 | 0100 1011 | |
| 76 | 4C | MH | □) | < | 12-4-8 | 0100 1100 | |
| 77 | 4D | | | | 12-5-8 | 0100 1101 | |
| 78 | 4E | CVD | < | * | 12-6-8 | 0100 1110 | * |
| 79 | 4F | CVB | \$ | 1 | BA 8 2 1 | 12-7-8 | 0100 1111 |
| 80 | 50 | SI | & + | & | BA | 12 | 0101 0000 |
| 81 | 51 | | | | | 12-11-1-9 | 0101 0001 |
| 82 | 52 | | | | | 12-11-2-9 | 0101 0010 |
| 83 | 53 | | | | | 12-11-3-9 | 0101 0011 |
| 84 | 54 | N | | | | 12-11-4-9 | 0101 0100 |
| 85 | 55 | CL | | | | 12-11-5-9 | 0101 0101 |
| 86 | 56 | O | | | | 12-11-6-9 | 0101 0110 |
| 87 | 57 | X | | | | 12-11-7-9 | 0101 0111 |
| 88 | 58 | L | | | | 12-11-8-9 | 0101 1000 |
| 89 | 59 | C | | | | 11-1-8 | 0101 1001 |
| 90 | 5A | A | | | | 11-2-8 | 0101 1010 |
| 91 | 5B | S | \$ | * | B 8 2 1 | 11-3-8 | 0101 1011 |
| 92 | 5C | M | * | * | B 8 4 | 11-4-8 | 0101 1100 |
| 93 | 5D | D | |) | B 8 4 1 | 11-5-8 | 0101 1101) |
| 94 | 5E | AL | : | : | B 8 4 2 | 11-6-8 | 0101 1110 |
| 95 | 5F | SL | △ | — | B 8 4 2 1 | 11-7-8 | 0101 1111 |
| 96 | 60 | STD | — | — | B | 11 | 0110 0000 |
| 97 | 61 | | / | / | A 1 | 0-1 | 0110 0001 |
| 98 | 62 | | | | | 11-0-2-9 | 0110 0010 |
| 99 | 63 | | | | | 11-0-3-9 | 0110 0011 |
| 100 | 64 | | | | | 11-0-4-9 | 0110 0100 |
| 101 | 65 | | | | | 11-0-5-9 | 0110 0101 |
| 102 | 66 | | | | | 11-0-6-9 | 0110 0110 |
| 103 | 67 | MXD | | | | 11-0-7-9 | 0110 0111 |
| 104 | 68 | LD | | | | 11-0-8-9 | 0110 1000 |
| 105 | 69 | CD | | | | 0-1-8 | 0110 1001 |
| 106 | 6A | AD | | | | 12-11 | 0110 1010 |
| 107 | 6B | SD | | | | 0-3-8 | 0110 1011 |
| 108 | 6C | MD | % (| %) | | 0-4-8 | 0110 1100 |
| 109 | 6D | DD | Y | — | A 8 4 1 | 0-5-8 | 0110 1101 |
| 110 | 6E | AW | \ | > | A 8 4 2 | 0-6-8 | 0110 1110 |
| 111 | 6F | SW | = | ? | A 8 4 2 1 | 0-7-8 | 0110 1111 |
| 112 | 70 | STE | | | | 12-11-0 | 0111 0000 |
| 113 | 71 | | | | | 12-11-0-1-9 | 0111 0001 |
| 114 | 72 | | | | | 12-11-0-2-9 | 0111 0010 |
| 115 | 73 | | | | | 12-11-0-3-9 | 0111 0011 |
| 116 | 74 | | | | | 12-11-0-4-9 | 0111 0100 |
| 117 | 75 | | | | | 12-11-0-5-9 | 0111 0101 |
| 118 | 76 | | | | | 12-11-0-6-9 | 0111 0110 |
| 119 | 77 | | | | | 12-11-0-7-9 | 0111 0111 |
| 120 | 78 | LE | | | | 12-11-0-8-9 | 0111 1000 |
| 121 | 79 | CE | | | | 1-8 | 0111 1001 |
| 122 | 7A | AE | b | : | A | 2-8 | 0111 1010 |
| 123 | 7B | SE | # n | # | 8 2 1 | 3-8 | 0111 1011 |
| 124 | 7C | ME | ® | ® | | 8 4 | 4-8 |
| 125 | 7D | DE | | | | 8 4 1 | 5-8 |
| 126 | 7E | AU | > | = | | 8 4 2 | 6-8 |
| 127 | 7F | SU | ✓ | | | 8 4 2 1 | 7-8 |

RX FORMAT R1,D2(X2,B2) R1,S2(X2) R1,D2(0,B2) R1,S2

| Op Code | R ₁ /M ₁ | X ₂ | B ₂ | D ₂ |
|---------|--------------------------------|----------------|----------------|----------------|
| 0 | 7 8 | 11 12 | 15 16 | 19 20 |

31

SHORT FLOATING POINT NUMBER

| S | Characteristic | Fraction |
|-----|----------------|----------|
| 0 1 | 7 8 | |

31

LONG FLOATING POINT NUMBER – same as short floating point number except fraction is longer – bits 8 through 63

EXTENDED PRECISION FLOATING POINT NUMBER

| 0 1 | 63 64 | 71 72 | 127 |
|-----|-------------------|--------------------|--------|
| S | High-order Fract. | Low-order Fraction | |
| 0 1 | 7 8 | 63 0 | 7 8 63 |

RS, SI FORMAT INSTRUCTIONS

(8)

| Deci mal | Hexa- deci- mal | Mnemonic | Graphic & Con- trol Symbols BCDIC EBCDIC | (2) 7-Track Tape BCDIC | Punched Card Code | System/360 8-Bit Code |
|-------------|-----------------------|------------|--|------------------------------|-------------------------|-----------------------------|
| 128 | 80 | SSM | a | | 12-0-1-8 | 1000 0000 |
| 129 | 81 | LPSW | b | | 12-0-1 | 1000 0001 |
| 130 | 82 | (Diagnose) | c | | 12-0-2 | 1000 0010 |
| 131 | 83 | WRD | d | | 12-0-3 | 1000 0011 |
| 132 | 84 | | | | 12-0-4 | 1000 0100 |
| 133 | 85 | RDD | e | | 12-0-5 | 1000 0101 |
| 134 | 86 | BXH | f | | 12-0-6 | 1000 0110 |
| 135 | 87 | BXLE | g | | 12-0-7 | 1000 0111 |
| 136 | 88 | SRL | h | | 12-0-8 | 1000 1000 |
| 137 | 89 | SLL | i | | 12-0-9 | 1000 1001 |
| 138 | 8A | SRA | | | 12-0-2-8 | 1000 1010 |
| 139 | 8B | SLA | | | 12-0-3-8 | 1000 1011 |
| 140 | 8C | SRDL | | | 12-0-4-8 | 1000 1100 |
| 141 | 8D | SDL | | | 12-0-5-8 | 1000 1101 |
| 142 | 8E | SRDA | | | 12-0-6-8 | 1000 1110 |
| 143 | 8F | SLDA | | | 12-0-7-8 | 1000 1111 |
| 144 | 90 | STM | | | 12-11-1-8 | 1001 0000 |
| 145 | 91 | TM | j | | 12-11-1 | 1001 0001 |
| 146 | 92 | MVI | k | | 12-11-2 | 1001 0010 |
| 147 | 93 | TS | l | | 12-11-3 | 1001 0011 |
| 148 | 94 | NI | m | | 12-11-4 | 1001 0100 |
| 149 | 95 | CLI | n | | 12-11-5 | 1001 0101 |
| 150 | 96 | OI | o | | 12-11-6 | 1001 0110 |
| 151 | 97 | XI | p | | 12-11-7 | 1001 0111 |
| 152 | 98 | LM | q | | 12-11-8 | 1001 1000 |
| 153 | 99 | | r | | 12-11-9 | 1001 1001 |
| 154 | 9A | | | | 12-11-2-8 | 1001 1010 |
| 155 | 9B | | | | 12-11-3-8 | 1001 1011 |
| 156 | 9C | SIO | | | 12-11-4-8 | 1001 1100 |
| 157 | 9D | TIO | | | 12-11-5-8 | 1001 1101 |
| 158 | 9E | HIO | | | 12-11-6-8 | 1001 1110 |
| 159 | 9F | TCH | | | 12-11-7-8 | 1001 1111 |
| 160 | A0 | | | | 11-0-1-8 | 1010 0000 |
| 161 | A1 | | | | 11-0-1 | 1010 0001 |
| 162 | A2 | | s | | 11-0-2 | 1010 0010 |
| 163 | A3 | | t | | 11-0-3 | 1010 0011 |
| 164 | A4 | | u | | 11-0-4 | 1010 0100 |
| 165 | A5 | | v | | 11-0-5 | 1010 0101 |
| 166 | A6 | | w | | 11-0-6 | 1010 0110 |
| 167 | A7 | | x | | 11-0-7 | 1010 0111 |
| 168 | A8 | | y | | 11-0-8 | 1010 1000 |
| 169 | A9 | | z | | 11-0-9 | 1010 1001 |
| 170 | AA | | | | 11-0-2-8 | 1010 1010 |
| 171 | AB | | | | 11-0-3-8 | 1010 1011 |
| 172 | AC | | | | 11-0-4-8 | 1010 1100 |
| 173 | AD | | | | 11-0-5-8 | 1010 1101 |
| 174 | AE | | | | 11-0-6-8 | 1010 1110 |
| 175 | AF | | | | 11-0-7-8 | 1010 1111 |
| 176 | B0 | | | | 12-11-0-1-8 | 1011 0000 |
| 177 | B1 | | | | 12-11-0-1 | 1011 0001 |
| 178 | B2 | | | | 12-11-0-2 | 1011 0010 |
| 179 | B3 | | | | 12-11-0-3 | 1011 0011 |
| 180 | B4 | | | | 12-11-0-4 | 1011 0100 |
| 181 | B5 | | | | 12-11-0-5 | 1011 0101 |
| 182 | B6 | | | | 12-11-0-6 | 1011 0110 |
| 183 | B7 | | t | | 12-11-0-7 | 1011 0111 |
| 184 | B8 | | | | 12-11-0-8 | 1011 1000 |
| 185 | B9 | | | | 12-11-0-9 | 1011 1001 |
| 186 | BA | | | | 12-11-0-2-8 | 1011 1010 |
| 187 | BB | | | | 12-11-0-3-8 | 1011 1011 |
| 188 | BC | | | | 12-11-0-4-8 | 1011 1100 |
| 189 | BD | | | | 12-11-0-5-8 | 1011 1101 |
| 190 | BE | | | | 12-11-0-6-8 | 1011 1110 |
| 191 | BF | | | | 12-11-0-7-8 | 1011 1111 |

RS FORMAT R1,R3,D2(B2) } BXH, BXLE R1,D2(B2) } Shift
 R1,R3,S2 } LM, STM R1,S2 } instructions

| Op Code | R ₁ | R ₃ | B ₂ | D ₂ | |
|---------|----------------|----------------|----------------|----------------|----|
| 0 | 7'8 | 11'12 | 15'16 | 19'20 | 31 |

SI FORMAT D1(B1) } LPSW, SSM, HIO, SIO D1(B1), I2 } All other SI
 SI } TIO, TCH, TS SI, I2 } instructions

| Op Code | I ₂ | B ₁ | D ₁ | |
|---------|----------------|----------------|----------------|----|
| 0 | 7'8 | 15'16 | 19'20 | 31 |

SS FORMAT INSTRUCTIONS

(10)

| Decr- eral | Hexa- dec- mal | Mnemonic | Graphic & Con- trol Symbols BCDIC EBCDIC | (1) 7-Track Tape BCDIC | Punched Card Code | System/360 8-Bit Code |
|---------------|----------------------|----------|---|---------------------------|-------------------------|-----------------------------|
| 192 | C0 | | * | B A 8 2 | 12-0 | 1100 0000 |
| 193 | C1 | | A A | B A 1 | 12-1 | 1100 0001 |
| 194 | C2 | | B B | B A 2 | 12-2 | 1100 0010 |
| 195 | C3 | | C C | B A 2 1 | 12-3 | 1100 0011 |
| 196 | C4 | | D D | B A 4 | 12-4 | 1100 0100 |
| 197 | C5 | | E E | B A 4 1 | 12-5 | 1100 0101 |
| 198 | C6 | | F F | B A 4 2 | 12-6 | 1100 0110 |
| 199 | C7 | | G G | B A 4 2 1 | 12-7 | 1100 0111 |
| 200 | C8 | | H H | B A 8 | 12-8 | 1100 1000 |
| 201 | C9 | | I I | B A 8 1 | 12-9 | 1100 1001 |
| 202 | CA | | | | 12-0-2-8-9 | 1100 1010 |
| 203 | CB | | | | 12-0-3-8-9 | 1100 1011 |
| 204 | CC | | | | 12-0-4-8-9 | 1100 1100 |
| 205 | CD | | | | 12-0-5-8-9 | 1100 1101 |
| 206 | CE | | | | 12-0-6-8-9 | 1100 1110 |
| 207 | CF | | | | 12-0-7-8-9 | 1100 1111 |
| 208 | D0 | | ! | B 8 2 | 11-0 | 1101 0000 |
| 209 | D1 | MVN | J J | B 8 1 | 11-1 | 1101 0001 |
| 210 | D2 | MVC | K K | B 2 | 11-2 | 1101 0010 |
| 211 | D3 | MVZ | L L | B 2 1 | 11-3 | 1101 0011 |
| 212 | D4 | NC | M M | B 4 | 11-4 | 1101 0100 |
| 213 | D5 | CLC | N N | B 4 1 | 11-5 | 1101 0101 |
| 214 | D6 | OC | O O | B 4 2 | 11-6 | 1101 0110 |
| 215 | D7 | XC | P P | B 4 2 1 | 11-7 | 1101 0111 |
| 216 | D8 | | Q Q | B 8 | 11-8 | 1101 1000 |
| 217 | D9 | | R R | B 8 1 | 11-9 | 1101 1001 |
| 218 | DA | | | | 12-11-2-8-9 | 1101 1010 |
| 219 | DB | | | | 12-11-3-8-9 | 1101 1011 |
| 220 | DC | TR | | | 12-11-4-8-9 | 1101 1100 |
| 221 | DD | TRT | | | 12-11-5-8-9 | 1101 1101 |
| 222 | DE | ED (3) | | | 12-11-6-8-9 | 1101 1110 |
| 223 | DF | EDMK (3) | | | 12-11-7-8-9 | 1101 1111 |
| 224 | E0 | | # | A 8 2 | 0-2-8 | 1110 0000 |
| 225 | E1 | | | | 11-0-1-9 | 1110 0001 |
| 226 | E2 | | S S | A 2 | 0 2 | 1110 0010 |
| 227 | E3 | | T T | A 2 1 | 0-3 | 1110 0011 |
| 228 | E4 | | U U | A 4 | 0-4 | 1110 0100 |
| 229 | E5 | | V V | A 4 1 | 0-5 | 1110 0101 |
| 230 | E6 | | W W | A 4 2 | 0-6 | 1110 0110 |
| 231 | E7 | | X X | A 4 2 1 | 0-7 | 1110 0111 |
| 232 | E8 | | Y Y | A 8 | 0-8 | 1110 1000 |
| 233 | E9 | | Z Z | A 8 1 | 0-9 | 1110 1001 |
| 234 | EA | | | | 11-0-2-8-9 | 1110 1010 |
| 235 | EB | | | | 11-0-3-8-9 | 1110 1011 |
| 236 | EC | | | | 11-0-4-8-9 | 1110 1100 |
| 237 | ED | | | | 11-0-5-8-9 | 1110 1101 |
| 238 | EE | | | | 11-0-6-8-9 | 1110 1110 |
| 239 | EF | | | | 11-0-7-8-9 | 1110 1111 |
| 240 | F0 | | 0 0 | B 2 | 0 | 1111 0000 |
| 241 | F1 | MVO | 1 1 | | 1 | 1111 0001 |
| 242 | F2 | PACK | 2 2 | | 2 | 1111 0010 |
| 243 | F3 | UNPK | 3 3 | 2 1 | 3 | 1111 0011 |
| 244 | F4 | | 4 4 | | 4 | 1111 0100 |
| 245 | F5 | | 5 5 | 4 1 | 5 | 1111 0101 |
| 246 | F6 | | 6 6 | 4 2 | 6 | 1111 0110 |
| 247 | F7 | | 7 7 | 4 2 1 | 7 | 1111 0111 |
| 248 | F8 | ZAP (3) | 8 8 | 8 | 8 | 1111 1000 |
| 249 | F9 | CP (3) | 9 9 | 8 1 | 9 | 1111 1001 |
| 250 | FA | AP (3) | | | 12-11-0-2-8-9 | 1111 1010 |
| 251 | FB | SP (3) | | | 12-11-0-3-8-9 | 1111 1011 |
| 252 | FC | MP (3) | | | 12-11-0-4-8-9 | 1111 1100 |
| 253 | FD | DP (3) | | | 12-11-0-5-8-9 | 1111 1101 |
| 254 | FE | | | | 12-11-0-6-8-9 | 1111 1110 |
| 255 | FF | | | | 12-11-0-7-8-9 | 1111 1111 |

SS FORMAT

| Op Code | L ₁ | L ₂ | B ₁ | D ₁ | B ₂ | D ₂ |
|---------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 7 8 | 11 12 | 15 16 | 19 20 | 31 32 | 35 36 47 |

D1(L,B1),D2(B2) { NC, OC, XC, CLC || D1(L1,B1),D2(L2,B2) } PACK, UNPK
S1(L),S2 { MVC, MVN, MVZ || S1(L1),S2(L2) } MVO, AP, CP
TR, TRT, ED, EDMK || DP, MP, SP, ZAP

PACKED DECIMAL NUMBER [digit][digit] --- [digit][digit][digit] sign

ZONED DECIMAL NUMBER [zone][digit] --- [zone][digit] sign[digit]

SYMBOL TABLE

| SYMBOL | VALUE | LENGTH | RELOCATION |
|--------|-------|--------|------------|
| TEST | 00000 | 1 | R |
| BEGIN | 00000 | 2 | R |
| BEADC | 00002 | 4 | R |
| CHIGH | 00015 | 4 | R |
| STORE | 00026 | 4 | R |
| AHIGH | 0002A | 4 | R |
| A | 00036 | 4 | R |
| B | 00040 | 4 | R |
| C | 00050 | 4 | R |
| DOLIS | 00054 | 4 | R |
| WRTLI | 00058 | 4 | R |

13 SYMBOLS IN TABLE

END OF SYMBOL TABLE

| LITERAL | VALUE | CONTENTS | LENGTH | RELOCATION |
|---------|-------|----------|--------|------------|
| 0 | 00000 | 0 | 1 | R |

END OF LITERAL TABLE

BASE TABLE ASSIGNMENTS

—LINE—NUMBER—AVAILABILITY—REGISTER—CONTENTS

| | | | |
|---|---|----|-------|
| 3 | Y | 15 | 00002 |
|---|---|----|-------|

END OF BASE TABLE ASSIGNMENTS

Appendix C

LEHIGH UNIVERSITY IBM 360 ASSEMBLER

CARD NO. 68808 LOCATION OBJECT CODE

17 FEB 2005

EB308 TYPES ENCOINNÉE

NO POSSIBLE WAY TO ANALYZE THIS CARD. THE CARD HAS BEEN DELETED.
A LABEL MUST START WITH AN ALPHA CHARACTER. THE REST OF THE CARD HAS BEEN DELETED
NO VALID OPERATOR FOUND. THE CARD HAS BEEN DELETED
UNABLE TO ASSIGN VALUE TO ADDRESS LITERAL
UNABLE TO EXPAND MULTILINE
UNABLE TO EXPAND MULTILINE
IMPROPER DATA TYPE IN DC OR OS STATEMENT
IMPROPER DATA TYPE IN DC OR OS STATEMENT
UNABLE TO EVALUATE ENTIRE PRECEDING DC STATEMENT
UNABLE TO EVALUATE CONSTANT FOLLOWING VALID DATA TYPE IN DG STATEMENT
UNABLE TO EVALUATE OPERAND
NO LABEL FOUND IN EQUATE STATEMENT
DUPLICATE LABEL
A START CARD MUST APPEAR BEFORE ANY CODE IS GENERATED
INVAL TO OPERAND IN ORG OR START STATEMENT
UNABLE TO EVALUATE ALL OR PART OF OPERAND
NO OPERAND FOUND

PROGRAM FIRST BYTE ADDRESS (HEXADECIMAL) 0000

PROGRAM NEXT AVAILABLE BYTE ADDRESS (HEXADECIMAL) — 00010

PROGRAM NEXT AVAILABLE SITE ADDRESS (EXIDECHAC) 00018

PROGRAM LENGTH IN BYTES (DECIMAL) 24

OBIEET CODE PASSED TO ETI E PCK

SYMBOL TABLE

| SYMBOL | VALUE | LENGTH |
|--------|-------|--------|
|--------|-------|--------|

אנו נזכרים ונויים

1841 IN 1842

16-

16-

Vita

Henry P. Seager, son of Henry B. and Gertrude R. Seager was born on April 24, 1944 in Mahanoy City, PA. He did his undergraduate work at Villanova University and received the Degree of Bachelor of Electrical Engineering, Summa Cum Laude, in 1966. He is a member of TAU BETA PI and ETA KAPPA NU.

The author is currently a Senior Project Engineer, System Operating Computer Systems, employed by the Pennsylvania Power and Light Company, Allentown, PA.