Single-Event Effect Pe

View

metadata,

citation and

similar

papers

at

core

.ac

듲

旧

Fig. 3. H

-

Dakai Chen¹, Hak Kim², Anthony Phan², Edward Wilcox², Ken

1. NASA Goddard Space Flight Center, code 561, Greenbelt, M 2. ASRC Space and Defense c. o. NASA Goddard Space Fligh Seabrook, MD 20706

EXPERIMENTAL DETAILS

Acid etched TOEP080-P-1212E plastic case and

Abstract: We show heavy ion test results of a commercial production-level ReRAM. The memory array is robust to bit upsets. However, the ReRAM system is vulnerable to SEFI.

INTRODUCTION

Non-volatile memories are widely used in space systems for data and code storage However options for radiation-tolerant memories are limited. The storage. However, options for radiation-toteraint memories are limited. The commercial demand for high-density mass-storage electronic devices has driven the rapid development of floating-gate flash memories to its scaling limits. The International Technology Roadmap for Semiconductors named Reduction-Oxidation Random Access Memory (ReRAM) as a promising candidate to replace flash [1]. The ReRAM structure consists of a metal-oxide insulator (TaOy, HfOy, TiOy, etc.) between a top and bottom electrode. In TaO systems, an applied electric field creates an electrochemical reaction which dissociates anions (O²) at the top or bottom electrode. The oxygen vacancies can migrate across the insulator to form a conductive link between the electrodes. An electric field of opposite polarity breaks the conductive link.

The ReRAM is naturally hardened against ionizing radiation, since it does not store charge. Previous studies have shown that the ReRAM structure can be hardened up to several Megarad(Si) of total ionizing dose (TID) and up to 10¹⁴ ions/cm² of proton fluence [2]–[4]. However, there is currently no knowledge on the single-event effect (SEE) performance of ReRAM. Furthermore, the existing published data have only evaluated test structures or memory arrays. The circuit level response can include unique error modes with significant impact to device operation [5]-[7]. In this study, we investigate the SEE performance of a commercial production-level ReRAM



exposed the entire die surface Collimator exposed only the ReRAM Created a "window" in a kovar lid using an Ultra-Tech ASAP-1® surface preparation machine. Kovar collimator approximately 10 mils (254 µm), which stops the majority of the test facility heavy RERAN ion energy spectrum. The collimator shields other components of the microcontroller aside from the ReRAM, such as Fig. 2. MN101L microphotograph showing the ReRAM array and peripheral circuits. The inset picture shows the the static random access memory (SRAM), logic circuits, and analog circuits. saling only the ReRAM. (Image courtesv of **Irradiation Facilities** Test Condition 15 MeV/amu heavy ions at Texas A&M University (TAMU), in air . Used Panasonic's evaluation board as t 16 MeV/amu heavy ions at Lawrence Berkeley National Vcc = 3.3 V Frequency = 8 MHz or DC Laboratory (LBNL), in vacuum · Test modes: 590 nm pulsed-laser at the Naval Research Laboratory Static Continuous read on species, energy, LET and range at TAMU and LBNL. Continuous read/compare/write Continuous write Total Energy (MeV) LET (MeV·cm²/mg) Range in Si (µm) lon · Data patterns: 00, FF, 55, and AA Ar (TAMU 7 27 256 642 Actively monitored the light emitting dior Kr (TAMU 24.08 that is connected to the I/O address regi probes. The indicator signals the functio Xe (TAMU) 1955 49.29 Kr /I DNI) 30.9 113 996 microcontroller 659 Cu (LBNL) 21.2 108 RESULTS 50 60 7 Effective LET (MeV cm²/mg Fig. 4. SEFI cross section vs. effective LET for the MN101L · No single-event upset (SEU) from static test. · Single-event functional interrupt (SEFI) was the dominant error mode Most susceptible during continuous read or write Fig. 5. Address locations of various SEE modes Most events caused the microcontroller to stop reading/writing immediately Bit upsets characteristics: · SEFI also observed following some static runs Include single-bit and multiple-bit ups · Static mode SEFI not observed if DUT is reinitialized, which clears address buffers · Error address locations distributed t No column, page, or block errors as commonly observed in ontroller memory bank, and 8 SEUs in the ROM flash memories · Similar cross sections for read and write test mode. · 1 locked mode event possibly due to device security function. 1 part failed krad(Si)),

 Angular effects due to beam shadowing from the kovar collimator. Degraded beam produced cross section >5× relative to angular beam at same effective LET.

To be presented by Dakai Chen at 2014 Institute of Electrical and Electronics En

ance of a Commercial ReRAM

aBel¹, Stephen Buchner³, Ani Khachatrian⁴, and Nicolas Roche⁵

- 3. Naval Research Laboratory, Washington, DC 29375
- 4. Sotera Defense c.o. Naval Research Laboratory , Washington, DC 29375
- 5. George Washington University c.o. Naval Research Laboratory, Washington, DC 29375



Fig. 6. Microphotograph of ReRAM array and peripheral circuits on the MN101L m The different regions are identified according to their upset sensitivity to pulsed-lase

- Probed the ReRAM array and surrounding peripheral circuits with a 20× lens with a beam diameter of 1.7 µm to identify the sensitive regions.
- Different sensitive regions are shown on the left with respective upset energy thresholds.
- · No errors were found from the ReRAM array.
- Most sensitive region, which consists of sense amplifier circuit, was investigated further with a 100× lens, with a beam diameter of 0.9 µm, and the energy was fine-tuned to determine the upset energy threshold (Fig. 7). Energy threshold at Location 1 (Fig. 7) was comparable to heavy ion results.
- Read mode: 5.5 pJ (17 MeV·cm²/mg); Write mode: 8.6 pJ (26.5 MeV·cm²/mg)
- SEFI memory addresses and error characteristics from laser test are similar to those from heavy ion test. Stops reading/writing.
- · Continuously reading out errors from the ROM.
- · Stuck reading at end of Bank0 (FFFF), and
- · Continuously reading errors from other address locations beside the ROM

DISCUSSION

Bit errors are an important part of the SEE response for floating-gate non-volatile flash memories, particularly for multiple-level cell devices, where multiple-bit upsets make up a significant portion of the overall radiation-induced bit upset rate [5]. The scaling potential of ReRAM raises additional questions about its multiple-bit upset startistive, which worsens with diministing device dimensions. The results presented here show that the ReRAM array in the MNIOIL mucrocontroller is externey robust against heavy ion irradiation. We did not observe any lion-induced bit upsets during either the static or dynamic test modes. The access transitions in the TITR architecture are susceptible to SELIs. However, the test results showed that the memory array is hardered against enrors due to access for operation. The across kreativitic controls the upset control action and either the static or dynamic test modes. The access transition is the TITR or constrint. The across kreativitic controls the upset control at the memory array is hardered against enrors due to access for operation. The across kreativitic controls the upset control at the memory array is hardered against enrors due to access the constrint. The across kreativitic controls the upset control at the memory array is hardered against enrors due to access the constrint. The across kreativities controls the upset control at the memory array is hardered against enrors due to access the constrint. The across kreativities are the static or the static access the static multiple-bit the memory and the static or the static access the static oreas the static or the static access the static oreas the static o tension spectry many of the spectry incorrupted

SEFI dominated the SEE response. Pulsed-laser testing identified the sense amplifier circuit as a sensitive region for SEFIs. SEU in the sense amplifier circuit caused some of the microcontroller hang-ups. The SEFI error cross sections are similar for the read and write mode. The response differs from SEFIs occurring in fash memories, where the cross sections from program or rease are typically different than that from the read mode [5], [7]. This is partly due to the similar votage levels required for a read or write operation in ReRAM technology. The lower volges level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage levels required for a reso for write or write or write or similar votage levels required for a read or write operation in the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and rectours the similar votage level required to perform carea or write eliminates the need for charge pumper and evotage the similar votage level required to perform carea or write eliminates the need for charge pumper and evotage the similar votage level required to perform carea or write eliminates the need for charge pumper and the similar to similar votage level required to the similar votage level requires the similar votage level required to the sin circuit complexity. The elimination of charge pumps is particularly beneficial for the part's radiation tolerance. Charge pumps are especially susceptible to total ionizing dose and destructive single-event effects.

Many factors aside from radiation would need to be considered for actual space flight applications. Here, we evaluate the on-orbit event rate of the SEPEs. We used a maximum likelihood method to determine the Webuil fit for the cross section of normal incident radiations as shown in Figure 20 []. The Webuil fit parameters for the best if an strict_Figure 2 MeV criving, saturating cross section $= 8.5 \times 10^{-4}$ cm/r, = 3.7, and 3 = 2. The corresponding heavy ion event rate for an orbit similar to the international space station is approximable / 1.6 $\times 10^{-5}$ pusce that during solar maintum. The fact that the ReFAMA anys is immune to upets makes the ReFAMA larks is theory for space applications. The subability of ReFAMA larks show flags that the choology commany for space applications. The subability of ReFAMA larks show flags that the ReFAMA anys is the CAMOs periphera actions. The Sch that the CAMOs periphera crusts.

) Nuclear and Space Radiation Effects Conference (NSREC) Paris, France, July 14-18, 2014

CONCLUSION

We have investigated the single-event effect performance of the embedded ReRAM in the MN101L microcontroller. We observed a total of 15 SEUs from the heavy ion test, which included single-bit and multiple-bit upsets. A pulsed-laser test confirmed that the SEUs did not originate from the ReRAM array. Therefore, the ReRAM array is immune to ion-induced upsets up to LETs as high as 70 MeV·cm²/mg. We also found that the CMOS access transistors, although theoretically susceptible to SEUs, do not necessarily lead to upsets in the array. We believe that this is due to the operating principal of the ReRAM cell, where polar opposite potentials are required to set or reset the memory.

Single-event functional interrupt dominated the SEE response of the MN101L. Pulsed-laser testing showed that the sense amplifier contained vulnerable circuits sensitive to SEU, which can lead to functional interrupt of the microcontroller. However, the pulsed-laser may be limited by penetration range. So there are likely other CMOS structures in the peripheral circuits that are susceptible to heavy ions.

Nevertheless, the SEFI error rate for this device is relatively low However, the consequence is significant, since each SEFI requires a reset or power cycle for recovery. The ReRAM cells appear to be intrinsically hardened against heavy ion-induced ionization effects. The effects of scaling on the radiation hardness are yet to be seen; the progression of this technology depends on its scaling orientation. The Regardless, the performance of the ReRAM technology in the space environment will be largely determined by the SEE susceptibility of the peripheral control circuits. The lack of charge pump circuits serves to reduce power and minimize size, while also enhancing the device's radiation tolerance to TID and destructive SEE.

ACKNOWLEDGEMENT

This work was supported in part by the NASA Electronic Parts and Packaging (NEPP) Program and the Defense Threat Reduction Agency (DTRA) under IACRO DTRA10027-8002 to NASA. The authors would like to thank Panasonic for technical exchanges

REFERENCE

- ITRS, "International Technology Roadmap for Semiconductors," 2001 and 2011 Editions: http://www.its.net/Links2001ITRS/FEP204
 J. Marchard, S. M. Dattoo, P. R. Mockar, F. E. Dook, M. R. Shaneyfek, E. Bielejec, G. Vizkelehy, and P. G. Kokla, "Irtital assessment of the effects of radiation on the electrical dranachistics of TaXK merristive memories," IEEE Trans. Nucl. Sci., vol. 59,
- lectrical characteristics of TaOx memristive memories," IEEE Trans. Nucl. Sci., vol. 59, p. 2967 2994, Dec. 2012... J. Barnaby, S. Malley, M. Land, S. Charnicki, A. Kathuria, B. Wilkens, E. Delonno, and /. Tong, "Impact of alpha particles on the electrical characteristics of TiO2 memristors,"
- M. Tong, "Impact of alpha particles on the electrical characteristics of TOZ memistors," IEEE Trans. Not. Sol., vol. 58, pp. 265–2644, Dec. 2011.
 J. S. Bu, Z. S. Han, E. X. Zhang, M. W. McLovik, R. A. Heed, R. D. Schmidt, The Impact of Solution of the state of the result of the state of the

- pp. 2585-2372, Dec. 2005. T.R. Oldham, M.R. Friendich, A.B. Sanders, C. M. Sedleck, H. S. Kim, M. D. Berg, and K. A. LaBel, "TID and SEE response of advanced Samsung and Micron 4G NAND flash memories for the NASA MMS mission," IEEE Radiation: Effects Data Workshop Record, pp. 114-122, Jul. 2009. http://www.semicro.pansionic.co.jp/en/products/microcomputers/im10101
- R. Ladbury, "Statistical properties of SEE rate calculations in the limits of large and small event counts," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2113 2119, Dec. 2007.

ð YOL ĝ ₩. CORE

DEVICE DETAILS