# Introduction

As an emerging technology, silicon carbide (SiC) power MOSFETs are showing great potential for higher temperature/power rating, higher efficiency, and reduction in size and weight, which makes this technology ideal for high temperature, harsh environment applications such as downhole, medical, avionic, or even space applications. Radiation tolerance therefore becomes a critical aspect of the device performance in such environments. In this work, we explored radiation hardness of SiC devices to total ionizing dose (TID), neutron-

induced single-event burnout (SEB), and heavy-ion induced single-event effects (SEE).





# **Previous Work**

### **Total Ionizing Dose (TID):**

200 keV X-ray source was used to irradiate GE SiC MOSFETs under different bias conditions up to 120 krad (Si). The results indicate that compared with silicon, SiC is very tolerant to TID. This finding is in good agreement with previous reports on other SiC commercial off-the shelf (COTS) parts [1]



- Threshold voltage (Vth) decreases as dose increases. The recovery is very slow
- For unbiased samples, Vth shift seems to saturate @-0.5V after 65 krad(Si)
- For biased samples, Vth shift seems to decrease almost linearly as dose increases







- Breakdown voltage (BVDSS) and drain leakage current (IDSS) are almost unchanged for unbiased samples
- Some degradation is observed on samples under bias, but is relatively small

### **Neutron Induced SEE:**

Terrestrial Cosmic Radiation (TCR) induced single-event failures were also studied. These findings were reported briefly in an earlier publication [2]. SiC MOSFETs with different blocking voltage ratings were subjected to neutron irradiation to simulate accelerated TCR conditions. The results indicate that the failures in time (FIT) rate varies with different voltage ratings, and a different derating factor needs to be applied. Importantly, no gate degradation was observed



Comparison of Terrestrial Cosmic Radiation induced failure rates for 1.2kV, 1.7kV, 2.2kV and 3.3kV rated SiC MOSFETs. All results normalized to total MOSFET active area of Aact =7.2cm<sup>2</sup>. The results were taken at room temperature and at sea level

# Radiation Hardness Study on SiC Power MOSFETs

<u>Xingguang Zhu<sup>1</sup></u>, J-M. Lauenstein<sup>2</sup>, A. Bolonikov<sup>1</sup>, B. Jacob<sup>1</sup>, A. Kashyap<sup>3</sup>, K. Sariri<sup>4</sup>, and Y. Chen<sup>5</sup>

<sup>1)</sup> GE Global Research, Niskayuna, NY <sup>2)</sup> NASA/GSFC, Greenbelt, MD <sup>3)</sup> Microsemi, Bend, OR <sup>4)</sup> Frequency Management Inc, Huntington Beach, CA <sup>5)</sup> NASA/LaRC, Hampton, VA, USA

# Heavy-Ion Single-Event Effects (SEE)

Heavy-ion single-event effects are studied on GE SiC power devices in this part. Previous studies on COTS SiC devices demonstrated that parts started showing single-event degradation at very low drain-source voltage (Vds) bias conditions [3-4].

lon	Split	JFET width	Rated Voltage	Min V <sub>DS</sub> Latent Gate Damage*	Min V <sub>DS</sub> Latent only*, PIGS > 1 mA	Onset $V_{DS}$ : $I_D$ , $I_G = I_D$	I <sub>G</sub> Degradation I <sub>D</sub> > I <sub>G</sub>	Min V <sub>DS</sub> Sudden SEE
1110 MeV Ag	1.2kV	Production	1200	50 < V <sub>DS</sub> < 75		200 ≤ V <sub>DS</sub> < 225	350 < V <sub>DS</sub> < 400	500 < SEB ≤ 600

\*PIGS: Post-irradiation gate stress;  $I_{G}$ : gate current;  $I_{D}$ : drain current.

### **Design splits:**

Based on the baseline test results, in this work we have implemented several design changes to improve the single event radiation performance. 1) Wafer splits (Epi and Gate Oxide thickness)

Splits						
Standard (Std) Epi + Std Gate Oxide						
Std Epi + Std Gate Oxide						
Dual Epi + Std Gate Ox						
Dual Epi + Std Gate Ox						
Std Epi + Thicker Gate Oxide						
Std Epi + Thicker Gate Oxide						
Dual Epi + Thicker Gate Oxide						
Dual Epi + Thicker Gate Oxide						

Ba
Na

Heavy lon Generation

Electric Field

Electrostatic Potential

Electron Densi

H ole Density

Total Current Density

# **Sentaurus TCAD\* simulation**



- 2.5D (cylindrical geometry)
- Iso-thermal model

# Simulation

#### **Results:** Max electric field vs. time during SEE simulation of Single epi vs. Dual Epi Transient Max Electric Field **Transient Max Electric Field** VD = 3000 V - VD = 2850 V Single Epi - VD = 2700 V - VD = 2700 V - VD = 2300 V - VD = 2300 V VD = 1500 V VD = 1500 V 1e+07 1e+06 1e-11 1e+06 1e-10



Time [ps]



\*TCAD: Technology computer-aided design

#### ET width splits



#### **TCAD Transient simulation**

	25		



### Dual epi can improve the rad hard performance, but only at higher drain bias >2000 V

Transient electric field reduces as JFET width decreases, which could improve the latent gate damage

# Single-Event Radiation Test Results and Discussion

Part Preparation

- Open can package with MOSFET exposed.
- 1-mil parylene-C deposited to prevent arcing. Typical sample size of each part type: ~20 pieces **Power MOSFET Single-Event Effect Testing Test conditions:**
- -Gate-source voltage (VGS) held at 0 V (off-state); -Drain-source voltage (VDS) incremented before each run; Failure criteria:
- -Maximum bias yielding no degradation: no change in PIGS or BVDSS pre-vs. post-irradiation;

### Summary of Power MOSFET SEE Test Result

			Min V <sub>DS</sub>	Min V <sub>DS</sub>	Onset V <sub>DS</sub> : I <sub>D</sub> ,	I <sub>G</sub> Degradation	Min V <sub>DS</sub>
lon	Split	JFET width	Latent Gate Damage*	Latent only*, PIGS > 1 mA	$I_{G} = I_{D}$	$I_D > I_G$	Sudden SEE
<mark>1110 MeV Ag</mark>	1.2kV	Production	50 < V <sub>DS</sub> < 75		200 ≤ V <sub>DS</sub> <  225	350 < V <sub>DS</sub> < 400	500 < SEB ≤ 600
		L1	$50 \leq V_{DS} < 75$	< 200?	350 < V <sub>DS</sub> ≤ 450	450 ≤ V <sub>DS</sub> < 500	1000 < SEE < 1100
		L2	125** < V <sub>DS</sub> ≤ 150	150 < V <sub>DS</sub> ≤ 175	n/a	$450 < V_{DS} < 500$	1000 < SEE < 1100
	33	L3	125 < V <sub>DS</sub> ≤ 150	$200 < V_{\rm DS} \le 400$	n/a	$400 < V_{DS} < 450$	1200 < SEE (very close)
		L4	150 < V <sub>DS</sub> < 175		n/a	$400 < V_{DS} < 450$	
		L1	75 < V <sub>DS</sub> ≤ 100		300 < V <sub>DS</sub> ≤ 350	$400 < V_{DS} < 450$	1000 < SEE < 1100
	DT	L2			,		
		L3 L4	125 < V <sub>DS</sub> ≤ 150	125 < V <sub>DS</sub> ≤ 150	n/a	400 < V <sub>DS</sub> < 450	1000 < SEE < 1100
		L1			300*** < V <sub>DS</sub> ≤ 350		1100*** < SEE ~1200?
	ST	L2	100 < V <sub>DS</sub> ≤ 125	100 < V <sub>DS</sub> ≤ 125	n/a	400 < V <sub>DS</sub> < 450	1100*** < SEE < 1200
		L3 L4	125 < V <sub>DS</sub> ≤ 150	125 < V <sub>DS</sub> ≤ 150	n/a	400 < V <sub>DS</sub> < 450	1000 < SEE < 1100
		L1	75 < V <sub>DS</sub> ≤ 100	100 < V <sub>DS</sub> ≤ 125	300 < V <sub>DS</sub> ≤ 350	400 < VDS ≤ 450	1000 < SEE ≤ 1100
	DS	L2					
		L3	125 < V <sub>DS</sub> ≤ 150	$200 < V_{DS} \le 225$	n/a	$400 < V_{DS} < 450$	1000 < SEE ≤ 1200
		L4	150 < V <sub>DS</sub> ≤ 175	$250 < V_{DS} \le 275$			

\* After fluence = 5.E+05 cm-2

# **Results and Discussion**

- thickness (or breakdown voltage rating)
- could be governed by the gate oxide field.
- indicates that this could be material limited

# Acknowledgement

NNX17AD05G

### References

[1] A. Akturk et al. "Radiation Effects in Commercial 1200 V 24 A Silicon Carbide Power MOSFETs", IEEE Trans. Nucl. Sci. Vol. 59, No. 6, (2012) [2] A. Bolonikov et al, "Overview of 1.2kV – 2.2kV SiC MOSFETs targeted for industrial power conversion applications", Applied Power Electronics Conference and Exposition (APEC), 2015. [3] J.-M. Lauenstein, et al., presented at the IEEE Nuclear and Space Radiation Effects Conference (NSREC), Boston, MA, 2015, unpublished. [4] S. A. Ikpe, et al., "Long-term reliability of a hard-switched boost power processing unit utilizing SiC power MOSFETs," in 2016 IEEE International Reliability Physics Symposium (IRPS), 2016, pp. ES-1-1-ES-1-8.





https://ntrs.nasa.gov/search.jsp?R=20190001574 2019-09-26T19:27:05+00

-Onset bias for current degradation: lowest bias yielding measurable change in gate  $(I_G)$  or drain  $(I_D)$  current during run; -Threshold bias for sudden SEE: catastrophic failure ( $\Delta I_D$ > 20 mA and BVDSS< 1 V (shorted), or  $\Delta I_G$ > 1 mA) immediately upon beam exposure.

1) The onset Vds for sudden SEE is significantly improved by 2X, from 500~600V (previous result on the production 1.2kV MOSFETs) to 1000~1200V. This is largely due to the improved epi design. The results indicate that the Vds for sudden SEE roughly scales linearly with Epi

2) A latent gate damage is observed at lower Vds, ranging from 125V to 300V. The gate strength is weakened during the irradiation and an increase in gate leakage is observed during the gate stress test afterwards. This is slightly improved compared to the previous result on the 1.2kV production MOSFETs. If the gate is swept to the equivalent oxide field, the thick oxide split does NOT show any improvement in gate latent damage, indicating the latent gate damage

3) Different JFET widths show an impact on all the gate-related failures. It better protected the gate from the latent damage as well as damage during the beam run. Simulation indicates this is most likely due to reduction of the field across the gate during irradiation.

4) The degradation of Id (Id>Ig) before sudden catastrophic failure is also observed at low Vds (400~500V) during irradiation. Note the onset Vds on the production 1.2kV is at about 350~400V. Although the thicker epi is able to improve the Vds for sudden catastrophic SEE, the onset of the minimum Vds does not seem to improve as much as expected, which

5) The extra Epi does not seem to have any significant impact on the radiation hardness. This is because our design targets a higher drain bias; however, most of the radiation-induced failure happened at <1000V regime where this epi has minimal impact according to the simulation.

#### This presentation is based upon work supported by NASA Prime Contract #

# imagination at work