

Printed Circuit Board Inspection and Quality Control – PCB Failure Causes and Cures (Workshop G)

(workshop G)

Bhanu Sood Reliability and Risk Assessment Branch Safety and Mission Assurance Directorate NASA Goddard Space Flight Center

Phone: +1 (301) 286-5584 bhanu.sood@nasa.gov August 8th and 9th, 2018

1



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

2

Disclaimer

The material herein is presented "for guidance only". We do not warrant the accuracy of the information set out on this

presentation. It may contain technical inaccuracies or errors and/or non-updated data.

Information may be changed or updated without notice.

August 8th and 9th, 2018

Course Outline

3

- Section 1: Introduction
- Section 2: PCB Technology
- Section 3: Moisture
- Section 4: Tests and Inspection
- Section 5: Closure

What is Reliability?

Reliability is the ability of a product to properly function, within specified performance limits, for a specified period of time, under the life cycle application conditions

- <u>Within specified performance limits</u>: A product must function within certain tolerances in order to be reliable.
- For a specified period of time: A product has a useful life during which it is expected to function within specifications.
- <u>Under the life cycle application conditions</u>: Reliability is dependent on the product's life cycle operational and environmental conditions.

4

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

When a Product Fails, There Are Costs	
• To the Manufacturer	
 Time-to-market can increase 	
 Warranty costs can increase 	
 Market share can decrease. Failures can stain the reputation of a company, and deter new customers. 	
• Claims for damages caused by product failure can increase	
• To the Customer	
o Personal injury	
 Loss of mission, service or capacity 	
 Cost of repair or replacement 	
 Indirect costs, such as increase in insurance, damage to reputation, loss of market share 	
Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov) 5 August 8th and 9th, 2018	Bhanu Sood, NASA GS

From 2002 - 2005, Field Failures of These **Devices Amounted to over \$10B in Losses**


Manufacturer	IC function	Package type	Final product
Motorola	Frequency Synthesizer, etc	Unspecified	Automotive anti lock brake system (ABS)
Philips	Unspecified	80 pin QFP	Quantum, Hard disk drive
Cirrus Logic	HDD controller	208 pin QFP	Fujitsu, Hard disk drive
Infineon	SIPMOS Small- Signal-Transistor	4 pin SOT 223	Unspecified
Fairchild Semiconductor	Low Voltage Buffer Liner Driver	48 pin TSSOP	Seagate
	N-channel MOSFET	Various TSSOPs	HP
Maxim	Unspecified	48 pin TQFP	Sony
Intersil Corp	LSI's for WLAN	20 pin QFN	Unspecified
Conexant	Unspecified	ETQFP	Unspecified
LSA	Unspecified	128 pin TQFP	Unspecified

6

GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Cost of a Single Unplanned Data Center Outage Across 16 Industries



7

\$5,600 per minute.

Ref: Ponemon Inst., "Calculating the Cost of Data Center Outages," Feb. 1, 2011.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Electrolytic Capacitors : Field Failures

One computer company incurred \$300 million financial charges to replace the motherboards having faulty capacitors



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


8

Reliability Requires that we Manage the Supply Chain

- Many companies do not adequately consider • quality and reliability in the creation and management of efficient and cost effective supply chains
- Thus, many companies do not know what they are • getting and what is changing

9

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)




10

Some Failure Related Definitions*

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Iceberg Model of Cost of Poor Quality



August 8th and 9th, 2018

Organic Printed Circuit Board Supply Chain

August 8th and 9th, 2018

PCB Failures – Moisture

- Printed circuit board (PCB) quality, reliability and functionality are highly influenced by moisture (both ambient and internal).
- PCBs witness moisture at various stages:
 - Lamination Wet process
 - Assembly Screening
 - Rework Storage
 - Transportation Operation
 - Maintenance
- Moisture can be initially present in the epoxy glass prepreg, absorbed during the fabrication of PCB or diffuse into PCB during storage
 - Presence effects the mechanical properties (Tg, CTE) and electrical performance.
- PCB handling and storage guidelines are required to prevent inadvertent damage and maintain reliability.

PCB Failures – Process

- The transition to lead-free soldering of printed circuit boards (PCBs) using solder alloys such as Sn/Ag/Cu
 has resulted in an increase in peak temperature exposures (by 30-40°C) and longer time above liquidus (by
 15-30 seconds) during assembly compared with eutectic Sn/Pb solders.
- · Rework and repair of assembled circuit boards also contributes to additional high temperature exposures.
- The high temperature exposures associated with lead-free soldering can alter the circuit board laminate material properties and can affect the performance and reliability of the PCB and entire electronic assembly.
- Knowledge of laminate material properties and their dependence on the material constituents, combined with their possible variations due to lead-free soldering exposures is an essential input in the selection of laminates for appropriate applications.

14

Bhanu Sood	NASA GSEC	(bhanu.sood@nasa.gov)

```
13
```

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Board Level Failures

Plated Through Hole (PTH)/Via

- Fatigue cracks in PTH/Via wall
 Overstress cracks in PTH/Via wall
 Land corner cracks
- 4. Openings in PTH/Via wall 5. PTH/Via wall-pad separation

Electrical

6. Electrical overstress (EOS)7. Signal interruption (EMI)

Board

8. CFF (hollow fiber)
 9. CFF (fiber/resin interface)
 10. Electrochemical migration
 11. Buckling (warp and twist)

Copper Metallization

12. Cracks in internal trace
 13. Cracks in surface trace
 14. Corrosion of surface trace

Assembly Level Failures

Solder Interconnect

- · Poor Solderability/Wettability
 - Tombstoning; Can accelerate other solder failure mechanisms
- Overstress Interconnect Failures
 - Solder Fracture (accelerated by intermetallic formation)
- Wearout Interconnect Failures
 - Solder Fatigue, Solder Creep
- Solder Bridging
- Component Failure due to Handling

Common Failures in Today's PCB

- Initiated at plated through holes (PTHs)
- Initiated by handling (bow and twist)
- Pad cratering (stress)
- Conductive filament formation (CFF)
- Electrochemical migration (PCB cleanliness)

Section - I

Introduction to PCB Technology and PCB Fabrication Materials

18

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

17

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Printed Circuit Board

Printed circuit boards are the baseline in electronic packaging – they are the interconnection medium upon which electronic components are formed into electronic systems.


FR-4 PCB materials are glass reinforced PCBs.

- Epoxy resin reinforced with woven glass.
- "FR" stands for flame retardant.



PCB Classification

- PCBs are generally classified based on the following criteria:
 - Dielectric materials used Epoxy, Bismaleimide Triazine, Cyanate Ester, Polyimide, Polytetraflouroethylene (PTFE), Phenolics, Polyester
 - Reinforcement materials Glass fabric, Kevlar fabric, PTFE fabric, Paper, Polyethylene terephthalate (polyester), Silicon carbide
 - Circuit type Digital, Analog, Mixed, RF, Microwave
 - Electronic components Through-hole, Surface-mount, Mixedtechnology
 - Board construction Single-sided, Double-sided, Multilayer, Flex, Rigidflex
 - Design complexity Circuit density, and Low, moderate or high manufacturability
- There are differences in materials, processing steps or both depending on the PCB



Constituents of FR-4 Laminates


Constituent	Major function (s)	Example material (s)
Reinforcement	Provides mechanical strength and electrical properties	Woven glass (E-grade) fiber
Coupling agent	Bonds inorganic glass with organic resin and transfers stresses across the structure	Organosilanes
Resin	Acts as a binder and load transferring agent	Epoxy (DGEBA)
Curing agent	Enhances linear/cross polymerization in the resin	Dicyandiamide (DICY), Phenol novolac (phenolic)
Flame retardant	Reduces flammability of the laminate	Halogenated (TBBPA), Halogen-free (Phosphorous compounds)
Fillers	Reduces thermal expansion and cost of the laminate	Silica, Aluminum hydroxide
Accelerators	Increases reaction rate, reduces curing temperature, controls cross-link density	Imidazole, Organophosphine

22

Constituents of FR-4 Laminates


-Resin-

- Diglycidyl Ether of Bisphenol-A (DGEBA) is the epoxy resin used in FR-4 laminates
- DGEBA is derived from the reaction of Epichlorohydrin with Bisphenol-A



23

Curing Agents Comparison*



24

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Coupling Agents

- Coupling agents bond inorganic glass fibers to organic epoxy resin
- They take care of high magnitude of shear forces that are established in bonding interface due to a significant difference in the CTE (10X) of glass fibers and epoxy resin, when subjected to high temperatures
- Ex: Organo silanes Y-(CH₂)_n-Si (OX)₃ (Y-organo functional group; OX- silicon functional group)

Fillers

Common filler materials	Typical functions
Silica	Reduce cost
Hydrated alumina	Decrease coefficient of thermal expansion
Aluminum Silicate	Improve flammability
Ceramic Zircon	Reduce moisture absorption
Calcium Carbonate	Increase thermal conductivity
Aluminum Powder	Increase compressive yield strength
Mica	Improve arc resistance
Magnesium Silicate	Increase surface hardness
Zirconium Sulphate	Improve thermal shock resistance
	Reduce tensile strength
	Decrease flexural strength and modulus
	Reduce volume resistivity

25

25

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

26

August 8th and 9th, 2018

Accelerators

Туре	Characteristics	Chemical Structure
Organophosphine	 Storage stability Low water absorption Good acceleration Good electrical property* Good heat and humidity resistance 	p-[()]3
Imidazole	 High heat resistance High reactivity Poor electrical property* High water absorption Good acceleration 	N CH ₂ CH ₂
Lewis Base Salt	 Good electrical property* Storage stability Low water absorption 	


Flame Retardants

- FR-4 PCBs, being plastics, are inherently flammable. Flame retardants are added into the resin system to enhance their self-extinguishing property.
- · Typical flame retardants used in PCBs
 - Halogenated flame retardants (Brominated and chlorinated)
 - Inorganic flame retardants [Aluminum trioxide, Magnesium hydroxide, Ammonium polyphosphate, Red phosphorus (elemental phosphorous-polymeric P_n)]
 - Organophosphorus flame retardants (Phosphate esters)
 - Nitrogen-based organic flame retardants

Reinforcement: E-Glass

Typical composition of E-glass:

Component	% Composition
Silicon dioxide (SiO ₂)	52-56
• Calcium oxide (CaO ₂)	16-25
• Aluminum oxide (Al ₂ O ₃)	12-16
• Boron oxide (B ₂ O ₃)	5-10
• Sodium oxide (Na ₂ O)+Potassium oxide (K ₂ O)	0-2
Magnesium oxide (MgO)	0-5
• Iron oxide (Fe ₂ O ₃)	0.05-0.4
• Titanium oxide (TiO ₂)	0-0.8
Fluorides	0-1




Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

29

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Woven Fiberglass Fabric The initial set



of parallel fiber bundles is known as the warp, and lie in the machine direction

A second set of parallel fiber bundles known as the fill, is woven through the first set

Glass Fabric Styles*



106 Style Count: 56x56 (ends/in) Thickness: 0.0015 (in)



1080 Style Count: 60x47 (ends/in) Thickness: 0.0025 (in)



* - Brist and Long, 2009

2113 Style Count: 60x47 (ends/in) Thickness: 0.0025 (in)





Count: 60x58 (ends/in) Thickness: 0.0038 (in)



7628 Style Count: 60x58 (ends/in) Thickness: 0.0038 (in)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

32

Glass Fabric Styles




1080 Style Thickness: 63µm Nominal glass dia.: 5µm



2116 Style Thickness: 96µm Nominal glass dia.: 7µm

Initial set of parallel fiber bundles is known as the warp, these lie in the machine direction.




fiber bundles known as the fill, is woven through the warp bundles.

7628 Style

Thickness: 172µm

Nominal glass dia.: 9µm

Laminate Fabrication



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

33

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Types of PWBs


Complexity

- Single sided ٠
- Double sided •
- Layer count: Multilayer ٠

Materials

- Organic
 - FR-1, FR-2, CEM, FR-4, FR-5, BT, Polyimide, CE
- Ceramic
 - Alumina, Glass-Ceramic, Aluminum Nitride
- Silicon ٠

E-SEM View of PCB Cross-section - Woven Fabric



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Paper Based Materials



FR1, FR2, FR3, and CEM-1 are examples of paper-based laminates.

- FR1 and FR2 use phenolic resin binder. These two differ in their glass transition temperatures (130°C for FR1 and 105°C for FR2).
- FR3 uses an epoxy resin binder. The basic layer is paper. It is not suitable for plated through holes.
- CEM-1 is a paper based laminate with one layer of woven glass fabric. It is not suitable for plated through holes.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


37

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Comparison of Woven & Non-woven Fabric



Copper Foil

Non-woven Aramid Reinforcement

Generally, non-woven laminates have compositions that are more

homogeneous, can be made smoother, and have more isotropic properties

than woven laminates. These properties are all important for fine pitch

key to the ease of manufacture and component attachment (e.g., solder

surface mount applications, where thermal mismatch and coplanarity are

38

Top View

Thickness measured in oz./ft²

Side View

joints, direct attach or flip-chip) reliability.

- $-1 \text{ oz/ } \text{ft}^2 => 1.35 \text{ mil}, 2 \text{ oz/ } \text{ft}^2 => 2.70 \text{ mil}$
- · Electrodeposited copper
 - formed from plating polished steel drum; smooth and rough side; rough side makes for a good adhesive bond with laminate; grains elongated in direction perpendicular to sheet; not as ductile as rolled foil
- Rolled copper foil
 - progressive rolling and annealing; surface needs to be treated to form a good adhesive bond with laminate

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

39

Factors in Selecting Circuit Board Materials


- Cost
- Electrical characteristics
 - Surface and volume resistivity and dielectric constant
- Mechanical properties


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

 Flexural strength, modulus of elasticity, coefficient of thermal expansion (in plane and out of plane), glass transition temperature

41


Inner Layer Process Steps






First, the proper laminate (core) is chosen. A core is made up of fully-cured epoxy resin ("C"-stage) sandwiched between two layers of copper cladding. The core must be the proper thickness, along with the required amount of copper cladding. The copper cladding will eventually become two inner layers, and the laminate will act as the dielectric spacing between these layers. The most common copper thickness for inner layers is one ounce of copper per square foot (typically 1.3 mils thick). Core thicknesses can run anywhere from 0.0015" to 0.070". The cores are either cut to size from larger sheets of material, or purchased to the specified panel size.

Coat Etch Resist



The core is chemically cleaned to remove any copper tarnish. It then passes through a cut sheet laminator where, through heat and pressure, a layer of dry film is placed on both sides of the core. This film will act as an etch resist later in the process, and will be removed after it has served its purpose.

Image and Develop



The resist-covered cores are placed into exposure frames where artwork is already in place. UV light is passed through silver halide artwork on both sides of the core simultaneously to expose the resist. This creates the circuit image in the dry film. The clear areas of the artwork through which light is allowed to shine on the film, are polymerized (hardened). Where light is blocked by artwork features, the film underneath stays soft. The soft, non-polymerized film is removed in the first section of the DES (Develop-Etch-Strip) line using a potassium carbonate solution, exposing only the unwanted copper for each layer.




Etch

The core continues on through the DES line, passing through an ammoniacal etch, where the exposed, unwanted copper is attacked. The speed of the conveyor through etching is determined by the thickness of the copper being etched.



Strip Etch Resist





The dry film etch resist has completed its job. It is now removed in the final section of the DES line - the Stripper. Now a copper pattern for each layer can be seen. A Post-Etch Punch places a set of tooling slots in the core, by viewing targets placed precisely relative to the circuits and etched onto the core. These slots will be critical for proper registration of the cores used to construct the multilayer sandwich.

Black Oxide Coat




Prior to black oxide, the cores have undergone inspection using sophisticated AOI (Automated Optical Inspection) equipment. The inspected cores are then coated with an oxide in a programmed wet process line. The copper is changed to copper oxide, which has a crystal surface and will allow for better bonding when the multilayer is pressed together. The cores are then baked to remove any moisture.






The blanks are pinned in stacks on tooling plates and drilled on multi-spindled drill machines. The computerized drill program determines where the holes are placed, and automatically changes drill sizes when each drill size has completed its path. Holes can be as small as .008" or as large as .250". X-ray and visual inspection are used to verify that the holes are fully drilled and properly aligned to the inner layer pads. Deburring equipment removes any burrs that may have formed.

Desmear and Copper Deposition



The holes undergo a process to remove any resin smear covering innerlayer connects and to slightly roughen the hole walls to allow for subsequent plating. The deposition process is an electroless plating process in which a very thin layer (80 to 100 millionths thick) of copper is deposited onto the surfaces of the hole wall (and incidentally on the copper foil surface). This will allow for subsequent electroplating of the holes.

Coat, Image and Develop Dry Film




Dry film resist is applied to both sides of the panel under heat and pressure, similar to the cores in inner layers. The circuitry pattern of the artwork is aligned to the drilled holes and the panel is exposed to UV light from both sides. Where light is allowed to shine through, the film is polymerized. In the case of outer layers, a reverse artwork image is used, since the dry film is acting as a plating resist as opposed to the dry film being an etch resist in inner layer. The panels are developed, with the unexposed resist being washed away.

Copper and Solder Plate Resist Metal (Tin-Lead) Electroplated Copper

All copper exposed will be plated, with .001" nominal of copper in the hole barrels, followed by either tin or tin/lead, which will act as the etch resist further on. The panels are carried on racks by a hoist which is computer-controlled to repeat the same cycle time after time. The hoist places the racks of panels into the solution and rinse tanks for set time periods, so that the chemical solutions can deposit the metals to the traces, pads, and hole barrels electrolytically.




Strip Photoresist





The dry film resist, which acted as a plating resist, is now stripped away with an alkaline solution in the Strip-Etch-Strip line. This exposed the unplated copper foil underneath on the surface. Any holes that were "tented" (covered) with dry film will have copper barrels from the electroless copper process.






The copper foil is now etched away, using an ammoniacal solution. It is here where "a circuit is born," since the board is electrically functional at this point. There are still, however, several more steps.





This details of this process, already discussed, involves the removal of the tin or tin/lead protecting the traces, pads, and hole barrels from being etched.

Soldermask




Soldermask is applied to protect and insulate the circuitry. The panels are cleaned, preheated, and coated with soldermask. Several stages of drying are performed to solidify the mask. The mask now acts much like the dry film in inner and outer layers. Artwork is exposed onto both sides of the panel, and the soft mask is removed where it is not wanted (pads). The panel is then baked for final curing.

60




Hot Air Solder Level (HASL) involves the application of solder to selected board features, wherever copper was left exposed after soldermasking. The copper is cleaned and microetched in a preclean unit, preheated, and fluxed to promote solder wetting. The panel is horizontally immersed in the solder pot, and then excess solder is blown off with air knives. A cool down and cleaning stage follows.




Information needed by the customer for assembly or troubleshooting is screenprinted onto the board. An epoxy ink is applied to the stenciled screen. Using a squeegee, the ink is forced through a screen fabric with a stencil image. The ink is then baked in order to cure the resin. Once baked, the ink is not easily removed.





Apply Plating Tape



This nickel/gold plating process is used for edge connectors and critical contacts. A pressure tape is applied below the finger area in order to permit solder strip and nickel/gold plating in the finger area only.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


Solder Strip Fingers



The boards travel within a conveyorized belt through shallow solution tanks. Solder, which had been leveled onto the connector fingers, is chemically stripped off.

65

Nickel Plate Fingers




The nickel/gold plating process is electrolytic. As the board edges pass through plating solutions, brushes have made contact with blocks attached to a buss bar feeding to the fingers. This buss bar provides electrical continuity to the fingers and allows for plating. First, a layer of nickel about 100 - 150 microinches thick is plated onto the copper. This nickel increases wear-resistance. It also serves as a barrier to copper migration into the gold.

66

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


August 8th and 9th, 2018





Gold, usually from 30 to 50 micro-inches thick, is plated directly over the nickel. Gold is used on the connector fingers because it is highly conductive and resists tarnishing. The plating tape is then pulled from the board, and the board is degummed.

Rout and Chamfer




Here the board is depanelized. The rout process is similar to the drill process, with the panels being stacked and pinned onto the tooling plates of a multiple spindle router. Utilizing a numerically controlled computer program, specialized carbide router bits are used to machine the edges, slots, and any required internal cutouts. The boards are removed and dimensionally verified to blueprint and shop traveler provided with the job. A bevel, or chamfer, is placed along the finger edge of the board, to remove the buss bar and allow for easier insertion of the card. Some boards with straight edges perpendicular to one another are scored, or V-grooved. The boards undergo a final clean of warm water and high-pressure rinse.

68

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Electrical Testing, Final Inspection and Shipping



The boards undergo 100% electrical test on sophisticated simultaneous testers, to parameters set by the customer. This equipment runs from a downloaded program developed from net list or Gerber data. Final inspection looks for cosmetic flaws and performs dimensional checks. The shipping department then packages the boards for shipment to the customer.

69

Flex and Rigid-Flex Circuits

• Flex Circuits are thin, lightweight, bendable signal traces built on flexible dielectric substrates. Flex circuit technology enables 3D configurations, smaller, lighter and faster products, and can lower total applied cost.

70

Flex, Rigid-Flex Circuits - Materials


- Characteristics
 - Meet dynamic flexing requirements: active and passive components can be added directly to the flex.
 - Impedance control
 - EMI control

Base Material

- Polyester

- Polyimide

- Polyethylene napthalate (PEN)





Board to board connection

-Liquid crystal polymer

-Flouropolymers

```
Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
```

August 8th and 9th, 2018 Bha

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Types of Flex Circuits*

- **Type 1:** One conductive layer, either bonded between two insulating layers or uncovered on one side. (Stiffeners, pins, connectors, components, are optional).
- **Type 2**: Double sided, two conductive layers, PTHs, with or without stiffeners.
- **Type 3:** Multi-layer flexible, three or more conductive layers, PTHs, with or without stiffeners.
- **Type 4**: Multi-layer rigid and flex, three or more conductive layers, PTHs.
- **Type 5:** Flex or rigid-flex, two or more conductive layers, no PTHs.

* - IPC-6013C- Multi-layer rigid and flex, three or more conductive layers, PTHs, Nov 2003.

* - Flexible Circuit Technology, Third Edition, J. Fjelstad, BR Publishing Inc, Sept 2006

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Flex, Rigid Flex - Base Materials

Substrate	Dielectric	Dissipation	Dielectric	Moisture	Tensile	Elongation
Material	Constant	Factor	Strength (v/mil)	Absorption	Strength (kpsi)	Liongation
FEP	2	0.0002	5000	< 0.01%	2-3 kpsi	~ 300%
PTFE	2.5	0.0002	5000	< 0.01%	15- 25 kpsi	N/A
Polyester	3.2	0.005	7000	< 0.08%	25 kpsi	~ 120%
LCP	2.9	0.003	6000	0.02 - 0.1%	15-25 kpsi	~ 15%
PVC	4.7	0.093	500	< 0.5%	5 kpsi	$\sim 120\text{-}500\%$
Polyimide	3.5	0.003	7000	1.3 – 3%	25 kpsi	$\sim 60\%$
PEN	2.9	0.004	7500	1%	30-35 kpsi	~ 75%
Aramid Paper	2	0.007	380	3%	11 kpsi	~ 10%

Flex, Rigid-Flex Circuits - Materials

Bonding Adhesives

- Polyester
- Acrylic
- Epoxy

- –Polyimide–Butyl phenolic
- -Polythermides

73

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

74

August 8th and 9th, 2018

Flex, Rigid Flex - Adhesive Materials

Adhesive Type	Peel Strength (post-solder) N/mm	Adhesive Flow mils/mil	Moisture Absorption max %	Surface Resistivity min M W	Dissipation Factor @1MHz	Dielectric Constant @1 MHz
PTFE	> 1 N/mm	125 mm max	0.01	1012	0.0007	2.2 nom
Polyester		250 mm max	2	104	0.02	4.0 max
Butyral- Phenolic	1.0 N/mm	125 mm max	2	104	0.025	3.0 max
Polyimide	1.0 N/mm	125 mm max	3	105	0.01	4.0 max
Epoxy	1.4 N/mm	125 mm max	4	104	0.06	4.0 max
Acrylic	1.6 N/mm	125 mm max	6	107	0.02	3.5 nom

Flex, Rigid-Flex Circuits - Materials


Conductors

- Copper foil or electrodeposited -Aluminum
- Annealed copper
- Electroplated copper
- Sputter deposited copper

-Stainless steel

-Beryllium copper

-Polymer thick film





Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

79

80

Delamination

- Multilayer boards are a stack up composite system
- Bonding strength depends on the strength of the thermo set material
 - Which in turn is a function of the thermo-mechanical properties such as Tg, CTE, and stiffness
- · Bonding capacity will also depend upon
 - Curing time
 - Temperature
 - Presence and efficiency of the accelerators, binders, and catalyst in the epoxy system

81

• Failure to hold the stacked layers in the out of plane "z" direction results in delamination

Section - II

Failure Mechanisms

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

82

August 8th and 9th, 2018

Review: Failure Definitions

FailureA product no longer performs the function for
which it was intendedFailure ModeThe effect by which a failure is observed.Failure SiteThe location of the failure.Failure MechanismThe physical, chemical, thermodynamic or other
process that results in failure.


In principle, it should be possible to develop a **failure model** for a specific failure mechanism, expressing the likelihood of failure (time-to-failure, probability of failure, strength, etc.) as a function of the stresses and characteristics of the material.

Review: Classification of Failures

Key classes of failure:

- *overstress*: use conditions exceed strength of materials; often sudden and catastrophic
- wearout: accumulation of damage with extended usage or repeated stress
- *infant mortality*: failures early in expected life; typically related to quality issues.

84




Examples of Failure Models

Failure Mechanism	Failure Sites	Relevant Stresses	Sample Model
Fatigue	Die attach, Wirebond/TAB,		Nonlinear Power
	Solder leads, Bond pads,	Cyclic Deformations	Law (Coffin-Manson
	Traces, Vias/PTHs,	$(\Delta T, \Delta H, \Delta V)$	
	Interfaces		
Corrosion	Metallizations	M, ΔV, T, chemical	Eyring (Howard)
Electromigration	Metallizations	T, J	Eyring (Black)
Conductive Anodic Filament Formation	Between Metallizations	Μ, ΛV	Power Law (Rudra)
Stress Driven Diffusion Voiding	Metal Traces	σ, Τ	Eyring (Okabayashi
Time Dependent	Dielectric layers		Arrhenius (Fowler-
Dielectric Breakdown		V, T	Nordheim)
Δ: Cycl	ic range	V: Voltage	
Λ: grad	ient	M: Moisture	
	perature	J: Current densit	У
H: Hum	idity	σ: Stress	


86

August 8th and 9th, 2018




August 8th and 9th, 2018

ECM: Surface and Sub-surface Mechanisms



87


Formation of Conductive Filaments^{[1][2]}



I.Rogers, K., "An Analytical and Experimental Investigation of Filament Formation in Glass/Epoxy Composites." (2005). 2.Sood, B., and Pecht M., "Conductive filament formation in printed circuit boards: effects of reflow conditions and flame retardants." Journal of Materials Science: Materials in Electronics 22.10 (2011): 1602-1615.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)



Glass Fibers and Coupling Agents

Coupling agents are functionally graded materials that act as adhesion promoters. [1] [2] [3]

- Coupling agents are typically composed of antistats, lubricant, surfactant, silanes and film formers (collectively also called sizing).
- Silane act as molecular bridges between two chemically different materials (glass and epoxy matrix).
- Prior to application of coupling agents, fibers are first heat cleaned at 538C to remove oil coats.
- Organo-functional group bonds to the organic resin.
- Inorganic groups bond to the glass surface.

1.Mishra, Debasmita, and Alok Satapathy. "An Investigation on The Dielectric Properties of Epoxy Filled With Glass Micro-Spheres and Boron Nitride." (2012)

2.Mack, H. "Choosing the Right Silane Adhesion Promoters for SMP Sealants," Adhesive and Sealant Council Meeting, Orlando, FI, Spring 2001.
S.Gelorme, J.Effrey Donald, and Joseph Kuczynski. "Silane Coupling Agents for Printed Circuit Boards." U.S. Patent

Application 12/694,005.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Coupling Agents Used in FR4

92


OH

Dow Corning, BGF, Gelest are key suppliers. Main silane types are:

- Aminosilanes
- Epoxy Silanes
- Vinyl Silanes
- Methacryl Silanes
- Alkylsilane
- Phenyl Silane
- Chlorosilane


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Mittal, Kashmiri Lal, and Antonio Pizzi, eds. Adhesion promotion techniques: technological applications. CRC Press, 1999.



HO

Visualizing the Effects of Coupling Agents



SEM images of fracture surfaces shows silane treated and untreated fillers [1] in a polyimide composite.


93

Evidence of Filament Formation


1. Vanderbilt Minerals, Product Information Document, accessed April 2014.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)






Factors Affecting CAF: PCB Internal Conductor Spacings



PTH-to-PTH spacings



PTH to plane spacings




Electron micrograph of area of fiber/resin delamination. EDS shows evidence of

copper filaments.

August 8th and 9th, 2018

Factors Affecting CAF: Board Orientation Respective to Fabric Weave



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Failure Accelerators of CAF


Decrease in Strength

- · Fiber/resin separation
- Copper/resin separation
- Hollow fibers
- · Misregistration of PTHs/Vias
- · Copper wicking
- Drilling damage
- · Separation of PTH wall from epoxy resin

Increase in Stress

- Higher voltage
- Higher moisture concentration
- · Tighter conductor spacing
- · Higher ion concentration in epoxy resin


Effect of Voltage and Humidity on **Time to Failure** 40000



98

Fiber/Resin Interface Delamination


Fiber/resin interface delamination occurs as a result of stresses generated under thermal cycling due to a large CTE mismatch between the glass fiber and the epoxy resin (ratio of <u>1 to 12</u>).



Delamination can be prevented/resisted by selecting resin with lower CTE's and optimizing the glass surface finish. Studies have shown that the bond between fiber and resin is strongly dependent upon the fiber finish.

Hollow Fibers

Drilling




Hollow fibers are vacuous glass filaments in E-glass laminates which can provide paths for CAF.

With the appearance of hollow fibers inside the laminates, CAF can happen as a one step process. In this case, the number of hollow fibers inside the laminates is most critical to reliability.


Drilling damage can accelerate CAF through

- · Fiber/resin delamination,
- Creation of paths for moisture to accumulate
- Wicking due to cracking of the board material




Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	101	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	102

PTH-Resin Separation



In both of these SEM pictures, a separation can be seen at the copper plating to fiber epoxy resin board interface. These gaps provide an accessible path for moisture to accumulate and CAF to initiate. These voids can be adjacent to inner-layer copper foil or to the PTH barrel and normally result from contraction of the epoxy (resin recession) due to the heat of thermal stress.

Images of Hollow Fibers






Background on Dendritic Growth

Dendritic Growth is a form of electrochemical migration (ECM) involving the growth of conductive filaments on or in a printed circuit board (PCB) under the influence of a DC voltage bias. [IPC-TR-476A]

DC voltage source Plating Solder alloy Ion transport Anode (Cu) Cathode (Cu) Adsorbed Moisture Necessary Conditions for ECM Stages of ECM · Electrical carriers (ions). • Path formation A medium, usually water, to dissolve the ionic materials and sustain them in their Electrodissolution mobile ionic state. · Electrical potential between the electrodes to • Ion transport establish an ionic current in the liquid · Electrodeposition medium · Filament growth 105 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov) August 8th and 9th, 2018

Electrochemical Migration



106

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Contaminants

- Halide residues, such as chlorides and bromides, are the most common accelerators of dendritic growth.
- Chlorides are more detrimental, but easier to clean
- Bromides can resist cleaning; often require DI water with saponifier
- In general, an increased risk of ECM will tend to occur once the levels of chloride exceed 10µg/in² or bromide exceeds 15µg/in²
- Rapid failure can occur when contaminant levels exceed 50µg/in²


What Are the Sources of Contaminants?

- Board Manufacturing
 - Flame-proofing agents
 - Copper plating deposits
- Etchants
- Cleaners
- Fluxes (for HASL coatings)
- Poorly polymerized solder masks
- "Fingerprints"


- Assembly
 - Fluxes
 - Solder paste residues
 - "Fingerprints"
- Environmental
 - Liquid (i.e., salt spray)
 - Gaseous (i.e., Cl₂)

Plated Through Hole (PTH) Failures

PTH Failures (cont.)



Circumferential Cracking – Single Event Overstress



Since the difference in the coefficient of thermal expansion (CTE) of the copper plating and the resin system in the PWBs is at least a factor of 13, stress exerted on the plated copper in the plated-through holes in the z-axis can cause cracking.


Single Event Overstress (cont.)

- Failure Mode
 - Complete electrical open
- · Failure History
 - Primarily occurs during assembly; may not be detected until after operation
- Root-Causes
 - Excessive temperatures during assembly
 - Resin Tg below specification
 - Insufficient curing of resin
 - Outgassing of absorbed moisture
 - Plating folds
 - PTH wall recession
 - Resin-rich pockets adjacent to PTH
 - Insufficient mechanical properties of deposited copper
 - Plating voids
 - Etch pits
 - Insufficient PTH wall thickness

Design Considerations to Avoid Fatigue Damage in PTHs

- PTH Spacing
 - Decreasing spacing improves mechanical reliability
- Aspect Ratio
 - Decreasing board thickness more effective than increasing hole diameter
- Plating Thickness
 - Increasing leads to increasing in fatigue strength
- Nonfunctional Internal Pads
 - Minimal effect. Results in localized stress relief; most effective when results in elimination of resin-rich areas





Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

113

August 8th and 9th, 2018


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Root-Cause Analysis of Circumferential Fatigue Cracking

- Failure Mode
- Intermittent to complete electrical open
- Failure History
 - Requires an environment with temperature cycling; often occurs after extended use in the field ("child" or "teenage" mortality)
- Root-Causes
 - Resin CTE below specification
 - Plating folds
 - PTH wall recession
 - Resin-rich pockets adjacent to PTH
 - Customer use exceeds expected environment
 - Insufficient mechanical properties of deposited copper
 - Presence of overstress crack
 - Plating voids
 - Etch pits ("mouse bites")
 - Insufficient PTH wall thickness

Openings in PTH Walls




Optical micrograph of cross section of PTH with etch damage

Electron micrograph of same PTH shown on left

Overetching can cause electrical opens or induce overstress circumferential cracking

Evidence of Overetching





Optical micrograph of cross section of PTH with etch damage (bright field)

Optical micrograph of cross section of PTH with etch damage (dark field)

Evidence of overetching can include reduced plating thickness and discoloration of PTH barrel walls


Opening in PTH/Via

- Failure Mode
 - Complete electrical open
- Failure History
 - Often occurs during assembly; may not be detected until after operation
- Root-Causes
 - Openings in PTH's/Vias are etch pits or plating voids and often occur because the following manufacturing processes are not optimized:
 - Drilling
 - Desmear/Etchback
 - · Electroless copper plating or direct metallization
 - · Electrolytic copper plating
 - · Tin resist deposition
 - · Etching
 - Openings can also occur due to poor design (i.e., single-sided tenting of vias, resulting in entrapment of etchant chemicals)

 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 117
 August 8th and 9th, 2018

 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 118
 August 8th and 9th, 2018

PTH/Via Wall-Pad Separation



Optical micrograph of cross section perpendicular to the PTH axis

Optical micrograph of cross section parallel to the PTH axis

PTH/Via Wall-Pad Separation

- Failure Mode
 - Intermittent or complete electrical open
- Failure History
 - Will primarily only occur during assembly
- Root-Causes
 - Insufficient Curing of Resin.
 - Outgassing of absorbed moisture
 - Excessive temperatures during assembly
 - Resin CTE or Resin Tg below specification
 - Number of nonfunctional lands (only useful for failures during assembly)
 - Drilling process resulting in poor hole quality
 - Insufficient desmearing process.
 - Substandard processes or materials in electroless copper plating

Failure Mechanisms due to Handling


- Affects leadless components
 - Ball grid arrays (BGAs), Flip Chip on Board
- Affects brittle components
- Insidious
 - Failures due to handling tend to difficult to screen and intermittent in nature
 - Often occur after testing

When Do Handling Failures Occur?


- Assembly
 - Transfer of product between lines; during rework
- Heatsink Attachment
- Use of screws
- Connector Insertion
 - Large press-fit connectors; daughter boards into mother boards
- Electrical Testing
 - Bed-of-Nails testing can bend local areas
- Packaging
- Transportation
- Customer Site
- Slot insertion

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	121	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	122	August 8th and 9th, 2018

Evidence of Damage Due to Handling --BGAs



Evidence of Damage – Ceramic Capacitors



Intermittent Failures

- An intermittent failure is the loss of some function in a product for a limited period of time and subsequent recovery of the function.
- If the failure is intermittent, the product's performance before, during, or after an intermittent failure event may not be easily predicted, nor is it necessarily repeatable.
- However, an intermittent failure is often recurrent.

No Fault Found

- No-Fault-Found (NFF): Failure (fault) occurred or was reported to have occurred during product's use. The product was tested to confirm the failure, but the testing showed "no faults" in the product.
- Trouble-Not-Identified (TNI): A failure occurred or was reported to have occurred in service or in manufacturing of a product. But testing could not identify the failure mode.
- Can-Not-Duplicate (CND): Failures that occurred during manufacture or field operation of a product cut could not be verified or assigned.
- No-Problem-Found (NPF): A problem occurred or was reported to have occurred in the field or during manufacture, but the problem was not found during testing.
- Retest-OK: A failure occurred or was reported to have occurred in a product. On retesting the product at the factory, test results indicated that there was no problem.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	125	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	126	August 8th and 9th, 2018

The Impact of Intermittents

- Can not determine root cause and thus the reason for the failure (NFF)
- Reliability modeling analysis can be faulty
- Potential safety hazards
- Decreased equipment availability
- Long diagnostic time and lost labor time
- Complicated maintenance decisions
- Customer apprehension, inconvenience and loss of customer confidence
- ➢ Loss of company reputation
- Increased warranty costs
- Extra shipping costs


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Common Examples of Intermittents

Some common examples of intermittent failures:

- Medical: asthma attacks, allergy attacks, angina, toothaches (especially if food- or temperature- dependent)
- Automotive: squealing sound or failure to charge battery due to loose fan belt
- Utility: brown-outs
- Cell phone or computer: multiple letter entries for a single keystroke, which may be due to bad contact or sticky keys on keypad
- Household: water ingress through leaky roof, especially if leak is winddriven; running toilet, due to problems with mechanism or plunger seal

Intermittent Failures in Electronic Assemblies Cause-and-Effect Diagram



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


129

Characteristics of Intermittent Failures


- May indicate that a failure has occurred. Intermittent failure may be due to some extreme variation in field or use conditions.
- May indicate the imminent occurrence of failure.

130

• May not leave a failure signature making it difficult to isolate the site.




August 8th and 9th, 2018



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Example: Intermittent Failure Due to Improper Micro-via Plating in PCB


A computer graphics OEM was experiencing intermittent failures on printed circuit boards with chip scale packages (CSPs) and ceramic ball grid array packages (CBGAs). High magnification metallurgical microscope imaging of microetched cross sections of micro-vias in the printed circuit board showed a separation of the via plating from the capture pad [Nektek Inc. Service Report, 2004]. The plating separation was found to be the cause of intermittent failure.



Plating separation at base of micro via [Nektek Inc. Service Report, 2004]

Example: Intermittent Failure Due to Open Trace in PCB

Open trace can also cause intermittent failures in PCB under environmental loading conditions. Under thermal cycling or vibration loading, the open trace may reconnect with intermittent electrical continuity observations.



Open Trace

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

133

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


134

August 8th and 9th, 2018

Example: Intermittent Failures Due to Electro-chemical Migration (Surface Dendrites)

135


- Electrochemical migration (ECM) can cause shorts due to the growth of conductive metal filaments in a printed wiring board (PWB).
- Surface dendrites can form between the adjacent traces in the PWB under an applied voltage when surface contaminants and moisture are present.
- It is often difficult to identify the failure site because the fragile dendrite structure will burn upon shorting, often leaving no trace of its presence.



Dendritic growth during an ECM test

Example: Intermittent Failures Due to Electro-chemical Migration (Conductive Anodic Filament Formation)


- Conductive filament is formed internal to the board structure.
- In CAF, the filament is composed of a metallic salt, not neutral metal atoms as in dendritic growth.
- One of distinct signatures of CAF failures is intermittent short circuiting. The conductive filament bridging the two shorted conductors can blow out due to the high current in the filament, but can form again if the underlying causes remain in place.



A conductive filament bridging two plated through holes in a PWB

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Electrical Resistance vs. Time Due to CAF




Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Example: Intermittent Failures Due to Creep Corrosion

- Definition
 - Creep corrosion is a mass transport process in which solid corrosion products migrate over a surface.
- Failure mode

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

- On IC packages, creep corrosion can eventually result in electrical short or signal deterioration due to the bridging of corrosion products between isolated leads.
- Depending on the nature of the environment, the insulation resistance can vary and cause intermittents.



Creep corros Field failure due to creep corrosion [Adtran, 2001]

Example: Intermittent Failures Due to Tin Whiskers

139



Failed relay due to tin vapor arcing



Whiskers on the armature of a relay Photos Courtesy: Northrop Grumman

- · Whiskers are elongated single crystals of Sn which grow spontaneously out of the surface. Internal stresses within the plated deposit drives growth
- · Tin (and other conductive) whiskers or parts of whiskers may break loose and bridge isolated conductors, resulting in an intermittent short circuit. These field failures are difficult to duplicate or are intermittent because at high enough current the conductive whisker can melt, thus removing the failure condition. Alternatively, disassembly or handling may dislodge a failure-producing whisker. Failure analysis concluded that tin whiskers initiated the current surge to the ground. Once a whisker bridged a terminal stud to the armature, plasma arcing could occur with

enough voltage and current to damage the relay.

Effects of Conformal Coating


138

- Prevent the whisker penetration
 - Block the electrical shorting caused by whiskers
 - \rightarrow Measure the breakdown voltage of conformal coating
 - Keep whiskers under the conformal coating
 - \rightarrow Measure the mechanical properties (Young's modulus, hardness) and adhesion strength of conformal coating
- Slow the whisker growth
 - \rightarrow Measure the preferred crystal orientation and residual stresses in tin layer

August 8th and 9th, 2018


Buckling Force 1/2*

• Measuring the buckling force using various length of whisker probes



Buckling Force 1/2

- Challenge
 - Most of whiskers on whisker probe are already buckled.
 - Tip of whiskers were damaged during the cut-off process.




Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

142

August 8th and 9th, 2018

Example: Intermittent Failures Due to Black Pad



144

Effects of Moisture in PCB

- Swelling and inner layer delamination
- Blistering
- Reduces glass-transition temperature (Tg) increases stresses on features like PTHs
- Increases dielectric constant (D_k) and dissipation factor $(D_f)-\mbox{reducing circuit switching speed}$
- · Oxidation of copper surfaces leading poor wettability of finishes and solder
- Ionic corrosion leading to electrical opens or shorts
- Interfacial degradation leading to conductive filament formation

Inner Layer Delamination – 1

- Delamination occurs at the interface of adhering materials.
- Work required to separate the interfaces and extend the crack includes:
 - Work necessary for de-adhesion, and
 - Work required to deform, elastically or inelastically, the separating bulk phases.



Delamination between copper conductors, core and prepreg ¹

1 - Reid, PWB Interconnect Solution

```
Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
```

145

```
August 8th and 9th, 2018
```

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Inner Layer Delamination – 2

- Partially polymerized or uncured resin, at reflow temperatures, forms shorter chains
 - Unbound water molecules exert internal pressure by turning to steam causing localized delamination
 - Regions away from PTHs are more prone to delamination
 - Moisture can escape more easily close to PTHs
- Additional causes:
 - Using prepregs from uncontrolled storage.
 - Board lamination in uncontrolled humidity environments.

Blistering

148

146

Typically caused by high vapor pressure exerted by

- Moisture trapped between the solder mask and board surface
- Volatiles, retained solvents or resin decomposition products

Blistering ¹

Effect of Lead-free Soldering Exposures on PCB Laminates – 1

- · Lead-free soldering reflow temperatures are much higher than the T_a of FR-4 laminates and as the material is heated above T_g, relative motion of the polymer chains increase
- · If the thermal exposures are sufficiently high, it could lead to the cleavage of bonds (at the chain ends, leading to further curing; or in the polymer backbone, leading to a degraded structure) in the polymer network and as the material is cooled below T_o, the resulting polymer matrix could be either:
 - an 'enhanced-cure' structure
 - · More curing, leading to increase in the cross-linking density
 - a 'degraded' structure
 - · At approximately 240°C, thermal degradation of epoxy network begins through homolytic scission of chemical bonds, which influences its physical properties but does not cause a large weight loss1
 - · At approximately 300°C, elimination of secondary alcohol groups as water molecules takes place leading to the formation of less stable allylic C-O linkages2

1-. J. Macan, I. Brnardic, S. Orlic, H. Ivankovic, M. Ivankovic, "Thermal degradation of epoxy-silica organic-inorganic hybrid materials", Polymer degradation and stability, vol. 91, pp. 122-127, 2006

2- S. Levchik, E. Weil, "Thermal decomposition, combustion and flame-retardancy of epoxy resins-a review of the recent literature". Polymer International, vol. 53, pp. 1901-1929, 2004

```
Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
```

149

August 8th and 9th, 2018

Effect of Lead-free Soldering **Exposures on PCB Laminates – 2**

- · If the material is cured due to lead-free soldering exposures
 - Cross-linking density increases due to further curing of the polymer, resulting in a reduction of CTE
 - Increase in cross-linking density enhances the free-volume in the polymer structure, allowing for increase in water absorption [water absorption could increase due to increase in polarity of the molecules or due to the presence of more free-volume]
 - This increase in water absorption increase the plasticity of the polymer matrix [water acts as a plasticizer]
 - The plasticizing effect of water significantly reduces the T_o of a material
 - [plasticizers typically work by embedding themselves between the chains of polymers, spacing them apart, further increasing the free-volume]
 - The plasticizing effect also results in softening of the material or a reduction in hardness
- But, with increase in cross-linking density, T_e and hardness of the material could increase
- T_{σ} of polymers is dependent on several parameters such as molecular weight of the material, its tacticity, the degree of cross-linking, and entrapped plasticizers1

Katrin Wondraczek, Jorg Adams, Jurgen Fuhrmann, "Effect of Thermal Degradation on Glass Transition Temperature of PMMA", Macromolecular Chemistry and Physics, vol. 205, issue 14, pp. 1858-1862, 2004 150

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Effect of Lead-free Soldering **Exposures on PCB Laminates – 3**

- Thus there exist two possible competing mechanisms taking place due to increase in cross-linking, the effects of which counteract each other
 - Reduction in T_o with increase in water absorption leading to reduction in hardness
 - Increase in T_a and hardness
- Overall, the variation in properties due to lead-free soldering exposures can be correlated to the degree of cross-linking and the extent of water absorption in the exposed sample
- DICY cured systems are more hydrophilic to start with, compared to Phenolic cured systems.

Effects of Moisture on T_a

- A decrease in T_g of an epoxy system is usually associated to the entrapped plasticizers.
- Water typically acts as a plasticizer in the epoxy systems resulting in a reduction of T_{o} .


Effects of Moisture on CTE

Exposure to humidity has no obvious effect on z-CTE values (below 100°C and above Tg).

- However, moisture causes swelling in PCB laminates between 100°C and the Tg point
- Increases z-axis expansion rates.


Increased Z-Axis Expansion

- Excessive out of plane expansion can lead to stress build up at PTH
- Circumferential cracking
 - Single event overstress
- Cyclic fatigue • Openings (voids, etch pits) can accelerate circumferential cracking.




Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	153	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	154	August 8th and 9th, 2018

Circumferential Cracking – Single Event Overstress



- CTE difference between copper plating and the resin system is at least a factor of 13
- Stress exerted on the plated copper in the plated-through holes in the z-axis can cause cracking.



Effect of Moisture on D_k and D_f

- Exposure to humidity impacts PCB materials' dielectric properties
 - D_k and D_f increase linearly with an increase in the moisture content of the PCB materials. With specimen moisture content increasing from 0 to 0.98%, the D_{μ} increased ~5.13% and the D_f increased ~74.5% [1].
- The two most important phenomena are
 - Dipole polarization due to polar molecules and;
 - Interfacial polarization caused by inhomogeneities in the material.

L. Ma, B. Sood, and M. Pecht, ECS Transactions Vol. 27, Iss. 1, pp. 227-236; China Semiconductor Technology Int'l Conf. 2010: Metrology, Reliability and Testing, Shanghai, China, March 18-19, 2010.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

157

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

158

Effect of Moisture on D_k and D_f

• Water has extremely polar O-H bonds and a D_{μ} value close to

• Even a small amount of absorbed moisture significantly

inhomogeneities in the material.

increases the dielectric properties.

Schematic view of a capacitor


80. Water molecules will increase the dipole polarization due to polar molecules and interfacial polarization caused by

A capacitor with a dielectric medium of


its capacitance will be higher.

higher D_k will hold more electric charge at the same applied voltage. In other words,


August 8th and 9th, 2018



Moisture Desorption Experiment




Moisture Absorption Experiment




20mm $\times 20$ mm) of each PCB material, which were exposed in 85°C and 85% RH condition and the coupons were taken out of chamber to measure weight at increasing time intervals.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)





Effects of Adsorbed Moisture on Traces

- Wet corrosion occurs when two metals/alloys connected by a layer of adsorbed moisture one acts as anode and other act as cathode
 - Either due to different materials or same material with different potential bias.
- Ambient RH and temperature dictate amount water adsorbed.
- Ionic contamination enhances conductivity.
- Shorts occur when moisture creates a bridge across traces.



Corrosion of HASL (10 VDC)

Process of Corrosion

 Requirements - Aqueous medium (moisture) Red. \Leftrightarrow Ox. Me \Leftrightarrow Mg2+ - Metal (solder) -AP - Corrosive agent (flux) Zn 0 Zn2 - Oxygen or carbon dioxide Cr -C2 Fe 0 Cd 0 Cđ - Continuous (corrosive agent is Co 0 Cd 0 Sn - Terminated (creation of a 0 passivation layer on metal) - Terminated (presence of 0 Cu Cur 0 Ae Ac depolarization agent in flux)

Electrochemical potential of metals in contact with water + e E⁰[Volt] + 2e -2.37 -1,66 + 3e + 2e -1.19-0,76 + 2e -0.74+ 3e -0,44 2e 2e -0,40+ 2e -0.282e -0.23 + 2e -0.14 + 2e -0.13 + 2e 0.00 + 2e +0,34+0.80+ e +0.99 \Leftrightarrow + 2e Pr2+ + 2e +1,20 Pt \Leftrightarrow $\Leftrightarrow Au^{3+}$ +1.50 Au 4 30

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

165

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

• Outcomes

recycled)


166

August 8th and 9th, 2018

Electro-Chemical Migration

- Electrochemical migration (ECM) is the growth of conductive metal filaments (dendrites) on or through a printed circuit board (PCB) through an electrolytic solution (usually H_2O) under the influence of a DC voltage bias [1].
- Surface Insulation Resistance (SIR) is the resistance between two electrical conductors separated by some dielectric material(s) [2].
- · Failure mechanism: ECM through electrodissolution, ion transport, and electrodeposition
- Failure modes: electrical shorts and drops in SIR
- Failure sites: wherever moisture, oppositely biased conductors, and contamination exist simultaneously: e.g., between the traces on a printed circuit board

Dendritic Growth During a Water Drop Test *



*From Contamination Studies Laboratory, Inc., http://www.residues.com

IPC Publication IPC-TR-476A, "Electrochemical Migration: Electrically Induced Failures in Printed Wiring Assemblies," Northbrook, IL, May 1997. 2 IPC Publication IPC-9201, "Surface Insulation Resistance Handbook," Northbrook, IL, July 1996.

Preventative Actions for ECM Factors Influencing ECM Reduce Moisture · Conductor pre-treatment and • Temperature surface condition Humidity • Ensure proper solder mask coverage - Conductor surface roughness, Voltage Bias/Voltage Gradient scratches/pits, presence of solder • Conformal coatings Conductor Spacing mask and conformal coatings - Barrier to external sources of contamination. • Contamination (type and - Permeability of coatings - Reduce moisture absorption concentration) • Substrate composition (FR-4, - Halide vs non-halide - Ineffective against intrinsic contaminants BaTiO₃, etc.) - Organics • Electrolyte (e.g., water, rosin) - Delamination of coating from board can accelerate • Conductor material (copper, ECM due to moisture condensation • Gaseous pollutants (Cl₂, H₂S, silver, tin/lead, etc.) SO_2) • Conductor geometry · Ambient air velocity · Surface topology • Conductor configuration (comb) 169 170 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov) Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov) August 8th and 9th, 2018 August 8th and 9th, 2018

Conformal Coating

- Conformal coating is defined as a thin polymeric layer.
- The application of conformal coating is to protect the components on PCB from the environments.
- The conformal coating is required not only to protect the circuit against the effects of environmental hazards, but also to provide good dielectric characteristics and moisture resistance.
- The selection of conformal coatings is rely on the protection requirement for PCB.

Introduction to Conformal Coatings

Required Performance for Conformal Coating

- Excellent dielectric characteristics
- High insulation resistance
- Excellent environmental resistance
- Tenacious adhesion to difficult substrates
- Excellent moisture and thermal shock resistance
- Non-slumping viscosities
- Excellent abrasion resistance

Some Conformal Coating Specifications

- MIL I-46058C: Insulating compound, electrical (for coating printed circuit assembles)
- IPC CC-830: Qualification and performance of electrical insulation compounds for printed board assembles

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	173	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	174	August 8th and 9th, 2018

Common Coating Failure Mechanism (1/2)


- Capillary flow: Cause by low viscosity or high surface tension of the conformal coating, surface energy of substrate
- Delamination: Caused by contaminations on substrate, surface energies mismatch (poor adhesion), moisture permeation
- Cracking: Caused by too high cure temp, large CTE mismatch due to the excessive coating thickness
- De-wetting: Caused by residues or contaminatoins on substrate

Common Coating Failure Mechanism (2/2)


- · Corrosion: Caused by improper cleaning method or handling
- Orange Peel: Caused by incorrect thickness of the coating or cure profile

* SCH Technologies, http://www.conformalcoating.co.uk/technicalbulletins.php

Examples of Common Coating Failure 1/2



Examples of Common Coating Failure 1/3



Examples of Common Coating Failure 1/3



Conformal Coating Manufacturers

- Humiseal
- Dow Corning
- Dymax
- Tech Spray
- Cytec
- Emerson & Cuming
- Loctite

* SCH Technologies, http://www.conformalcoating.co.uk/technicalbulletins.php

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Physical Properties

- Viscosity
- Hardness
- Adhesion
- Modulus of Elasticity

Test Methods – Viscosity

Manufacturer	Test methods		
Humiseal	ASTM D-4287		
Dow Corning	-		
Dymax	ASTM D-2556		
Tech Spray	-		
Cytec			
Emerson & Cuming	ASTM D-2393		
Loctite	Not provided		
ASTM D-4287 "Standard Test Method for High-Shear Viscosity Using a Cone/Plate			

 ASTM D-4287 "Standard Test Method for High-Shear Viscosity Using a Cone/Plate Viscometer"

 ASTM D-2556 "Standard Test Method for Apparent Viscosity of Adhesives Having Shear-Rate-Dependent Flow Properties"

3. ASTM D-2393 "Test Method for Viscosity of Epoxy Resins and Related Components"

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)181August 8th and 9th, 2018Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)182August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	181	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	182	August 8th and 9th, 2018
--	---	-----	--------------------------	---	-----	--------------------------

Test Methods – Hardness

Manufacturer	Test methods	
Humiseal	Not provided	
Dow Corning	-	
Dymax	ASTM D-2240	
Tech Spray	ASTM D-3363	
Cytec	Not provided	
Emerson & Cuming	ASTM D-2240	
Loctite	Not provided	

1. ASTM D-2240 "Standard Test Method for Rubber Property-Durometer Hardness"

2. ASTM D-3363 "Standard Test Method for Film Hardness by Pencil Test"

Test Methods - Adhesion

Manufacturer	Test methods	
Humiseal	ASTM D 2197	
Dow Corning	Not provided	
Dymax	Not provided	
Tech Spray	ASTM D 3359-08	
Cytec	MIL-I-46058C	
Emerson & Cuming	Not provided	
Loctite	Not provided	

1. ASTM D2197 "Test Method for Adhesion of Organic Coatings by Scrape Adhesion"

2. ASTM D3359-08 "Standard Test Methods for Measuring Adhesion by Tape Test"

3. MIL-I-46058C "Insulating compound, electrical (for coating printed circuit assembles)"

Test Methods – Modulus of Elasticity

Manufacturer	Test methods		
Humiseal	-		
Dow Corning	Not provided		
Dymax	ASTM D-638		
Tech Spray	Not provided		
Cytec	Not provided		
Emerson & Cuming	Not provided		
Loctite	Not provided		

1. ASTM D-2240 "Standard Test Method for Rubber Property-Durometer Hardness"

2. ASTM D-3363 "Standard Test Method for Film Hardness by Pencil Test"

Electrical Properties

- Dielectric Breakdown Voltage
- Dielectric Constant & Factor

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	185	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	186	August 8th and 9th, 2018

Test Methods – Dielectric Breakdown Voltage

Manufacturer	Test methods		
Humiseal	ASTM D-149		
Dow Corning	-		
Dymax	ASTM D-1304		
Tech Spray	ASTM D-149		
Cytec	-		
Emerson & Cuming	ASTM D-149		
Loctite	IEC 60243-1		

 ASTM D-149 "Standard Test Method for Dielectric Breakdown Voltage and Dielectric Strength of Solid Electrical Insulating Materials at Commercial Power Frequencies"

 ASTM D-1304 "Standard Test Methods for Adhesives Relative to Their Use as Electrical Insulation"

 IEC 60243-1 "Electrical Strength of Insulating Materials - Test Methods - Part 1: Tests at Power Frequencies"

Test Methods – Dielectric Constant & Factor

Manufacturer	Test methods	
Humiseal	ASTM D150-65T (1 MHz)	
Dow Corning	100 Hz, 1000 kHz, 1 MHz	
Dymax	Not provided	
Tech Spray	-	
Cytec	-	
Emerson & Cuming	ASTM D150 (60 Hz)	
Loctite	IEC 60250 (1 kHz)	

 ASTM D-150-65T "Standard Test Methods for AC Loss Characteristics and Permittivity (Dielectric Constant) of Solid Electrical Insulation"

 IEC 60250 "Recommended Methods for the Determination of the Permittivity and Dielectric Dissipation Factor of Electrical Insulating Materials at Power, Audio and Radio Frequencies Including Metre Wavelengths"

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

18 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Concerns with Rigid-Flex Circuits

- Polyimide base material readily absorbs moisture at a faster rate than many other base materials (see slide on diffusion coefficients).
 - Absorbed moisture expand rapidly upon exposure to elevated temperature and cause separation, delaminations and blisters.
- Epoxy and acrylic adhesives between base material layers are also prone to excessive moisture absorption.
- Capillary wicking of moisture into pockets along conductor patterns in high density circuits.
 - Pockets are created due to expansion rate mismatches between acrylic and polyimide.
- Bulk moisture can expand rapidly upon exposure to elevated temperature and cause separation, delaminations and blisters.

Common Mechanisms of Moisture Transport

- Bulk diffusion (Fickian) Bulk diffusion within the epoxy matrix.
- Wicking Wicking interfaces is another mechanism for moisture transport.
- Capillary Capillary action is associated with microcracks or channels present in the epoxy.

190

189


August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018


Bulk Diffusion


- Diffusion is the ability of a molecular, atomic, or ionic species to migrate into the bulk phase of a second material time-dependently.
- For many polymeric resin systems, diffusion can be classified as Fickian.
- Fick's law states that in presence of a uniform concentration gradient, the flux of diffusing atoms is proportional to the product of the diffusion coefficient and the concentration gradient (the driving force).



Fickian Uptake Model

For Fickian diffusion in a plane sheet with thickness *l* exposed on both sides to the same environment, the moisture content, Mt, at time t, is given by the expression:





Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Diffusion Coefficients*

	Average D (×10 ⁻⁸)				
Laminate	@50°C	@50°C	@85°C	@85°C	
	/50%RH	/85%RH	/50%RH	/85%RH	
FR-4 – I	0.74	0.99	3.22	2.27	
FR-4 - II	0.82	1.23	2.74	0.93	
PI – I	3.30	1.64	8.17	4.65	
CE – I	3.44	2.91	11.17	5.75	
BT - II	1.22	1.65	4.75	3.03	

* - Moisture Ingress into Organic Laminates, M. Pecht, H. Ardebilib, A. Shukla, J. Hagge, and D. Jennings, IEEE Transactions on Components and Packaging Technology, Vol. 22, No. 1, pp. 104-110, March 1999.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

193

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

Moisture Absorption – Dominant Sites

- Moisture diffusion primarily occurs in the epoxy, reinforcement glass does not readily absorb moisture [1].
 - As a result, the moisture absorption characteristics of PCB dielectric materials will vary by construction and glass fiber/epoxy resin content.
 - The glass reinforcement will act as a barrier to restrict flow and impact the diffusivity between different constructions.
 - Also, the varying glass/epoxy ratios between PCB of different constructions will result in a varying moisture concentration and maximum moisture uptake.
- · Different epoxies inherently have different moisture content.

[1] Hamilton, P.; Brist, G.; Guy Jr, B.; and Schrader, J., "Humidity-Dependent Loss in PCB Substrates," Proceedings of IPC Printed Circuit Expo, February 2007.

195

August 8th and 9th, 2018

Bound and Free Water Molecules


The water molecules absorbed into epoxy can be classified into two types [1, 2]:

- "bound" water, which is trapped at polar sites, that is usually bonded to hydroxyl groups in the epoxy network;
- "free" water, which is clustered in the free volume or voids inside the epoxy.

[1] Zhao, H.; and Li, Robert K.Y., "Effect of water absorption on the mechanical and dielectric properties of nano-alumina filled epoxy nanocomposites", Composites. Part A, Applied science and manufacturing, v 39, n 4, pp: 602-611, 2008.
[2] Maggana, C.; and Pissis, P., "Water sorption and diffusion studies in an epoxy resin system",

[2] Maggana, C.; and Pissis, P., "Water sorption and diffusion studies in an epoxy resin system", Journal of polymer science. Part A, Polymer chemistry, v37, n 11, pp: 1165-1182, 1999.

ESEM Image of Typical FR-4




Wicking and Capillary Action

- Although the concept of capillary action is similar to wicking,
 - Distinction lies in that wicking is used to describe enhanced moisture absorption due to voids or cracks at the interfaces.
 - Capillary action is generally used to describe enhanced moisture absorption due to voids or cracks in the bulk.
- The sites for wicking and capillary action are present in the form of voids or cracks that may form by the addition of fillers.
- Bulk diffusion is dominant in the moisture transport.

Wicking

- Wicking involves ingress of moisture absorbed by epoxy glass at board edge.
- Fiber/resin interface delamination occurs as a result of stresses generated under thermal cycling due to a large CTE mismatch between the glass fiber and the epoxy resin (approximately 5.5 ppm/°C and 65 ppm/°C.



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	197	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	198	August 8th and 9th, 2018

Capillary Action


Capillary action is generally used to describe enhanced moisture absorption at cracks or voids.



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

199


August 8th and 9th, 2018





Wicking in PCBs

- Wicking occurs as a result of capillary action.
- Capillary action is a result of surface tension acting on the liquid's leading edge.
- Geometry, material properties, and environmental conditions can all affect how a fluid wicks.




Effects of Trapped Moisture

- Upon exposure to reflow, moisture trapped inside a PCB turns to steam
- The steam expands rapidly when the PCB is exposed to the high temperature of VPR (vapor phase reflow), IR (infrared) soldering, or, if the PCB is submerged in molten solder, wave soldering.
- Pressure from this expanding moisture can cause internal delamination, internal cracks that do not extend to the outside, bond damage ...
 - In severe cases, the stress can result in external cracks.

Capacitance Measurement Nets in PCBs

- Capacitance monitoring method is used to measure the moisture content of PCBs.
- Method allows for in situ evaluation of a laminate's moisture content.
- Inner layer copper plates simulate a parallel-plate electrical capacitor.
 - The capacitance of the laminate material increases (linearly) with moisture uptake during CFF experiment absorbed.
- Test coupons are initially calibrated by environmental exposure at 50°C/85%RH to induce moisture permeation, followed by periodic removal to measure capacitance and to weigh for moisture content.
- Results of the calibration exercise demonstrate PCB capacitance change with moisture content.






Case Study and Discussion – PTH Fails

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

PTH Failures



Plated Through Hole (PTH) Failures

- Circumferential cracking
 - Single event overstress
 - Cyclic fatigue
- Openings (voids, etch pits)
 - Accelerate circumferential cracking
- Wall-Pad Separation
 - Also known as "breakout of internal lands" or "platedbarrel separation"

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	205	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	206	August 8th and 9th, 2018

Introduction

- Materials used in PCB manufacturing should be protected from stresses induced during fabrication, handling or storage.
- Laminators, fabricators and end users are responsible for protection of PCB from excessive moisture.
 - Parties should ensure that effective process controls are implemented.

Moisture Control Guidelines

IPC-1601

- Guidelines on the handling, packaging and storage of printed boards (out August 2010).
 - Provides guidance on protection of PCB from contamination, physical damage, solderability degradation, electrostatic discharge and moisture uptake.
 - Covers all phases of production, from the manufacture of the bare printed board, through delivery, receiving, stocking, and soldering.
- Guidance on moisture concerns
 - Guidance on establishing recommended moisture levels
 - Baking profiles for moisture removal
 - Covers impact of baking on printed board solderability.

Should you Bake Prepregs?

- If prepregs are suspected of being stored in uncontrolled environments for extended periods.
 - Prepregs have higher moisture uptake rate
- Some fabricators may bake prepregs prior to lamination to remove moisture responsible for blisters.
- In most cases, bake is unnecessary and will not influence subsequent shrinkage or blisters.

 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 20
 August 8th and 9th, 2018
 210
 August 8th and 9th, 2018

Bake Post-lamination?

- Generally post-lamination bake is used to increase degree of epoxy cure and/or eliminate warpage.
- However, a properly run lamination cycle, in accordance with manufacturers specification, with controlled cooling, should produce warp-free panels.
- A properly run lamination cycle will attain required degree of epoxy cure.

Controls During Inner Layer Production – 1

- PCBs typically experience higher moisture absorption rates after photo imaging, etching and drilling processes (moisture may be entrapped inside PCB features).
- Minimize moisture absorption in etched cores.

Controls During Inner Layer Production – 2

- Laminates are at greater risk of moisture absorption.
 - Process flow should be designed to minimize the time between baking and lamination to prevent moisture absorption into the laminated panel.
- Etching, drilling, and plating of sub composites adds moisture absorption avenues.
 - Minimizing hold times or controlling storage conditions will help reduce moisture uptake in the sub composite.
- Once fabricated, PCBs should be placed in Moisture Barrier Bags (MBB) to ensure that no moisture is absorbed during transit.

213

Post Drill Bake

- Post drill bake is a known mitigation strategy against pink ring.
 - Pink ring is a localized delamination at the inner-layer oxide caused by a chemical attack on the surfaces that are exposed by cracks introduced during drilling.
- Post drill bake will provide a cosmetic fix by relaxing the epoxy enough to close the crack, but fails to reseal the crack.
 - The bake cures the epoxy smear and makes it difficult to remove.
- A solution to pink ring is to prevent drill cracking by using an innerlayer surface treatment.

214

```
August 8th and 9th, 2018 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
```

August 8th and 9th, 2018

- **Controls Implemented During Assembly – 1**
- Inspect HIC at receiving.
- Verify that the HIC is authentic!!
- Always read HIC at room temperature (23 +/- 5°C).
- A pink dot indicates greater than 10% humidity
- Reseal packages promptly.

Controls Implemented During Assembly – 2

- Audit warehouse/staging/production for temperature, humidity and handling controls.
- Practice FIFO (First In/ First Out).
- Monitor reflow profiles.
- Open package just prior to assembly.

Source: Peregrine and IPC-1601

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Controls Implemented During Assembly – 3

- Rework Processes use prescribed board preheat for lead free rework.
- Baking process during assembly should also factor in presence of temp sensitive components.
 - Friction from compressed air driven drying processes may cause ESD failures.

Guidelines for Baking – Bake Parameters – 1

- Set oven below maximum operating temperature (MOT).
- Bake temperature should always be set below T_g .
- Higher temperatures (but below MOT, Tg etc) may degrade finish and solder mask.
- Always bake above 100°C (boiling point of water)
 Consider baking in vacuum?

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	217	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	218	August 8th and 9th, 2018

Selecting a Bake Temperature

- Bake temperature should always be set below T_g.
- At Tg many properties change abruptly
 - Young's modulus, shear modulus, specific heat.
 - Beyond Tg, PCB begin to lose mechanical strength due to softening of the resin.
 - Exhibit large discontinuous changes in Z axis CTE that can cause inner layer delaminations or between resin and glass fibers.

Guidelines for Baking – Bake Parameters – 2

- Establish bake time by repeated gravimetric measurements at predefined time intervals (IPC-TM-650 2.6.28).
- J-STD-033 recommends 125°C baking to a maximum of 48 hours.
- In addition to baking, cooling down in controlled environments is always necessary (desiccators may be suitable for smaller PCBs).

Moisture Absorption and Gravimetric Measurements

- IPC-TM-650 2.6.28
- The test is a process control tool
 - Determine the bulk moisture content.
 - Moisture absorption rate.
 - Determine whether the specimen conforms to the monitoring level of the user's performance specification.
- Caveats:
 - May not provide accurate analytical results on all specimens.
 - Thickness, inner construction (other moisture barrier).
 - Presence of any volatile compounds other than water.

IPC-TM-650 2.6.28

- The weight of the specimen is compared before and after a bake.
- 24 hours at 105°C +5°C/-0°C is minimum.
- Apparatus required:
 - Circulating air oven (105°C +5°C/-0°C)
 - Analytical balance (to 4 places of accuracy)
 - Tweezers to handle the test sample/coupons
 - Gloves

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

August 8th and 9th, 2018

IPC-TM-650 2.6.28

- Nitrogen atmosphere (inert) or vacuum is not required
 - N₂ promotes drying and improve accuracy of the test.
- Place analytical balance on an isolated, grounded (ESD) surface during testing.
 - Calibrated in accordance with IPC-QL-653.
- Clean the prior to each test sample/coupon weighing session.
- Ensure that gloves are not contributing contamination material to the test samples/coupons.

IPC-TM-650 2.6.28

- Remove sample from the circulating oven and transfer within 2 minutes to the analytical balance measurement location.
 - Place each sample on the analytical balance for 15 seconds, and then record weight (to 0.0001 gram)
 - Note that the sample/coupon weight will not settle completely.
 - After 15 minutes, repeat these steps.
- The test sample/coupon weighing procedure should be conducted for a period of 4 hours

IPC-TM-650 2.6.28

• Calculate the bulk moisture content using the following equation:

 $Moisture\ Content = \frac{Initial\ weight - Conditioned\ weight}{Conditioned\ weight}$

• Calculate the moisture absorption rate by plotting the bulk moisture content versus time using the data recorded.

225

Guidelines for Baking – Environment – 1

- Ensure proper calibration of the oven.
- Baking should be performed in a forced air recirculating oven, vacuum or nitrogen atmospheres are also effective.
- Ensure proper venting and cleanliness of the oven.

IPC-1601	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	226	August 8th and 9th, 2018
		IPC-1601		

Guidelines for Baking – Environment – 2

- Sufficient gaps between PCBs for proper circulation (do not stack PCBs).
- Fan and air flow path will dictate configuration of PCBs vertical or horizontal orientation.
- If using trays, consider material interactions between tray and PCB/surface finishes. E.g. outgassing or particulate contamination.

Suggestions on Baking Oven Selection

- Temperature range from $+40^{\circ}$ C to $+280^{\circ}$ C.
- Steady (+/- 1 °C) operation
- Capability of countdown timer
- Inert inner surfaces (e.g. AISI SS304)
- Inert thermal insulation materials (natural mineral fiber)
- Adjustable shelves
- Manually controlled ventilation opening
- Safety alarm and manual reset
- Optional:
 - Programmed start-up
 - PC interface for programming and data download (GPIB or USB)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Adverse Effects of Baking


- Baking increases cost and cycle time
- Degrades solderability.
 - Affects OSP finish.
 - Causes oxidation.
 - Effects on solid diffusion between the bulk metallization and surface finish.
 - Causes excessive intermetallic growth.
 - General surface degradation.
- Stripping and refinishing may be an alternative.

Vacuum Ovens

- Allow baking of temperature sensitive boards.
- Prevents oxidation that would normally be accelerated by high temperature treatment.
- Enables recovery of degassed products.
- Size limitations
- · Higher cost
- Temperature gradients within the chamber

			"Vacuum Heating and Drying Ovens" - Weiss Gallenkamp				
nu Sood, NASA GSFC (bhanu.sood@nasa.gov)	229	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	230	August 8th and 9th, 2018		

Variations in Boiling Point of Water



Dry Cabinets

- Dry cabinets control diffusion by maintaining low humidity atmospheres.
- Use a nitrogen-free environment and zeolite desiccant
 - Desiccant is recycled by the system by heating, which causes the release of absorbed moisture through vents to outside of the cabinet.
 - Desiccant does not require replacement.
- Digital hygrometer monitors RH levels.
- Storing PCBs before, after and between assembly (second side or selective wave).

232


• Can add data recorders and HEPA filtration.

Rh

Zeolite

Zeolite is a volcanic rock with three dimensional crystalline frameworks.

- High affinity for water and can adsorb and desorb without damage to the crystal structure.
- Placed in an air stream will adsorb moisture up to its saturation point, but will not adsorb moisture after that point.
- Can be regenerated by using a vacuum to pull out bulk water and baking to remove residual moisture.



Recommendations for Flex, Rigid-Flex Circuits

- Manufacturers of flex and rigid/flex circuits recommend pre-bake prior to hand, wave, selective wave, IR or vapor phase soldering.
 - Similar recommendations for flex, rigid-flex boards prior to solder leveling.
 - Since polyimide absorb moisture quickly, it is recommended that soldering be performed within 30 minutes after baking.
- · Flex-Rigid moisture removal rate is slower
 - Thicker boards
 - High metallization density
 - Material combinations (low D v/s high D)
- Using vacuum ovens allows for lower bake temperatures.
 - Vacuum ovens also reduce the oxidation of the surface finishes.
- Baking times depend on type of base material, adhesive, board thickness, layer count, percent metallization.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

233

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

234

August 8th and 9th, 2018

Humidifiers

- ASHRAE Standard 62-2001
- Low indoor humidity levels can lead to the development of potentially damaging electrostatic discharge.
- Steam systems
 - Boiler steam, clean steam, heat exchanger steam, canister steam type.
- Cold water systems
 - Centrifugal, ultrasonic, compressed air, high pressure systems.

Moisture Barrier Bags (MBB) Introduction ^{1, 2} – 1

- Designed to restrict the H₂O vapor transmission.
- Used to pack moisture sensitive devices/circuit components.
- PCB should be packed with a fresh desiccant and humidity indicator card (HIC).
- The MBB should be sealed and a label (caution label or bar code) should placed on the outside.
- The amount of desiccant used shall be calculated according to the bag surface area and water vapor transmission rate (WVTR) in grams/100in² of barrier material per 24 hours.
 - The requirement maintains an interior relative humidity in the MBB of less than 10 % RH at 25°C.

Moisture Barrier Bags (MBB) Introduction – 2

- Per J-STD-033B.1, MBBs shall meet MIL-PRF-81705, TYPE I requirements:
 - Flexibility
 - ESD protection
 - Mechanical strength
 - Puncture resistance
 - Heat sealable
- WVTR ≤0.002 gm/100 in² in 24 hours at 40°C after flex testing per condition "E"ASTM F 392.

WVTR

- WVTR A measure of the permeability of MBB plastic film or metalized plastic film material to moisture
 - WVTR is an important rating for moisture barrier bags.
- Typical Packaging Materials:

Packaging Material	Construction	WVTR per 24 hours
Nylon/Foil/Poly	outer layer static dissipative nylon, middle layer of Al foil, inner layer of polyethylene	< 0.0005 gm/100 in ²
TyvekTM/Foil/Poly	Tyvek [™] , middle layer of Al foil, inner layer of polyethylene	$< 0.0005 \text{ gm}/100 \text{ in}^2$
Aluminized	two layers of aluminized	0.09mm - 0.02 gm/100 in ²
Polyester/Poly	polyester laminated to sealable polyethylene	0.18mm - 0.005 gm/100 in ²

238


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

237

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

WVTR Measurement



A WVTR test cell

WVTR is measured using ASTM F 1249 (Standard Test Method for Water Vapor Transmission Rate Through Plastic Film and Sheeting Using a Modulated Infrared Sensor).

Desiccant^{1,2}-1

- Desiccants are absorbent materials used to maintain a low relative humidity in MBBs for dry-packing.
 - Desiccant may be a silica gel or other absorbent material
 - Desiccants should be packed in dustless pouches.
 - Desiccant must meet or exceed MIL-D-3464 Class II (nondusting) requirements.
- One unit of desiccant is defined as the amount that will absorb a minimum of 2.85 g of water vapor at 20% RH and 25 °C.

240

- Generally sold in 1/6, 1/3, 1/2, 1, 2, 4, 8, 16 units.

1. MIL-D-3464

August 8th and 9th, 2018

Desiccant – 2

- Care should be taken in handling desiccants as the moisture absorption ability can diminish rapidly upon exposure to humid environment.
- It is advisable to use numerous small bags rather than fewer large ones, as this increases the available surface area of the desiccant and so improves adsorption of the water.



Sample Calculation Amount of Desiccant ^{1, 2}

- MIL-P-116 specifies the following formula for general dry packing to calculate the require units of desiccant:
 - Units = 0.011 × Bag Area (in²)
 - So, for a 8×10 inch bag:
 - Units = 0.011×160 in² = 1.76, or approximately 2 desiccant units

• Following calculation is suggested per J-STD-033:

$Units = \frac{(0.304 \times Shelf \ Life (months) \times WVTR \times Surface \ Area \ in^2)}{(0.304 \times Shelf \ Life (months) \times WVTR \times Surface \ Area \ in^2)}$
Amount of water that a unit of desiccant will absorb at 10%RH
$(0.304 \times 12 \times 0.002 \times 160)$

241	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)		242	August 8th and 9th, 2018
Various desiccant packaging units					1. MIL-P-116 J 2. J-STD-033B.1
(A) ···		$Units = \frac{(0.50)}{2}$	6.66	= 0.2, or approximatel	y 1/6 UNIT

Humidity Indicator Card (HIC)¹

- HIC contains a moisture-sensitive chemical to aid in determining the level of moisture exposure.
 - Makes a significant, perceptible change in color when the indicated relative humidity is exceeded

243

- HIC typically have three or five color dots with varying RH sensitivity values.
- Typically change from blue (dry) to pink (wet)
- HIC is packed inside MBB, along with desiccant
- HIC comply with MIL-I-8835

Consides with IPC/LEDEC J-STD-033 and all REACH regulations ELEVEL Parts construction for the NOT blue ELEVEL 2A-5A PARTS Bake parts if 10% is NOT blue and 5% 5% 000 900 900

1. J-STD-033B.

A Word about HICs and CoCl₂

- Cobalt dichloride (CoCl₂) is commonly used in HIC because it changes color when exposed to changing levels of moisture.
 - European REACH requirements identified CoCl2 as a Substance of Very High Concern (SVHC) under Article 33.
- It is completely banned, but many companies have started seeking alternatives for many chemicals listed in the SVHC list.
- CoCl₂ free HIC materials are now available.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

JEDEC HIC Color Key Code *

	Indication at 2% RH Environment	Indication at 5% RH Environment	Indication at 10% RH Environment	Indication at 60% RH Environment	Indication at 65% RH Environment
5% Spot	Blue (dry)	Lavender	Pink (wet)	Pink (wet)	Pink (wet)
10% Spot	Blue (dry)	Blue (dry)	Lavender	Pink (wet)	Pink (wet)
60% Spot	Blue (dry)	Blue (dry)	Blue (dry)	Lavender	Pink (wet)

* - Other color schemes may be used.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Recommendations – Prior to Packaging

- Use caution during PCB test and inspection steps.
- Determine requirement for bake by evaluating moisture content:
 - Pb-free process: Moisture content should not exceed 0.1% by weight (using IPC-TM-650 2.6.28).
 - Low temperature assembly: Moisture content should not exceed 0.2%.
- If bake is required, perform before the applying a final finish.
- Laminate witness coupons.
- Package immediately after final inspection. Source : IPC-1601 PRINTED BOARD HANDLING AND STORAGE GUIDELINES

245	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	246	August 8th and 9th

Laminate Witness Coupons

- IPC-1601 recommends laminate witness coupon (LWC) be placed in the packaging along with PCB.
- LWCs can represent the moisture level or condition of the PCBs upon receipt, after storage, and during assembly processing

LWC Design

- Guidelines on LWC selection, processing and usage are provided in section 4.2.5 of IPC-1601.
- Caveats:
 - Moisture uptake on LWC may be different than actual PCBs.
 - Can show higher % MC due to comparatively smaller x-y-z dimensions and due to absence of internal PCB features that may inhibit diffusion.

Recommendations – Packaging , Shipment and Storage – 1

- Select packaging material that will fully protect the PCB during shipment and storage.
- Ensure PCB are dry before packaging.
- Use moisture barrier bags (MBB) and desiccant material and HICs.
 - MBB should have WVTR \leq 0.002/gm /100 in² in 24 hrs at 40°. Use adequate seal width per manufacturers recommendations.
 - Desiccant material should be non-contaminating (sulfur free) and dust-less MIL-D-3464 Class II.

Source : IPC-1601 PRINTED BOARD HANDLING AND STORAGE GUIDELINES

Recommendations – Packaging , Shipment and Storage – 2

- HIC should be non-corroding and should have an adequate number of divisions to resolve varying humidity levels.
- Place one HIC per MBB. Do not stack the HIC on top of the desiccant.
- Provide instructions for proper interpretation of HIC cards upon opening the MBB.
- Create guidelines for selection of other packing materials used inside the MBB. E.g. moisture content of rigid packaging or backing materials used for thin PCBs (<1.4 mm thickness).



Moisture Sensitivity Caution Label *

* - Z-Mar Technology

 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 249
 August 8th and 9th, 2018
 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 250
 August 8th and 9th, 2018

Other Considerations

- Effect of MBB materials on board finish
 - Consult finish manufacturer, check IPC specs, IPC-4552, IPC-4553 and IPC-4554 for ENIG, Ag and Sn finishes respectively.
- Effects of MBB and packaging materials (e.g. separator sheets) on solderability
 - Oxidation of finishes, particulate contamination.
 - Use pH neutral and sulfur free paper as separator between board finish and packaging materials.
- Place separators between the board finish and HIC/desiccant bags.

Measures for Moisture Control During Receiving & Handling – 1

- Ensure factory ambient of 30°C and 60%RH or close.
- Inspect for any damage to the MBB.
- Ensure proper seal of the MBB.
- Cut the MBB close to the seal.

Measures for Moisture Control During Receiving & Handling – 2

- Ensure that each bag contains a HIC.
- Check HIC immediately (in controlled ambient).
- Verify HIC indicates an acceptable humidity level.
 - If HIC indicates that exposure time or humidity have been exceeded: re-bake to ensure dryness prior to usage.
 - Notify supplier if HIC indicates unacceptable levels.

Measures for Moisture Control During Receiving & Handling – 3

- Verify that the HIC is authentic.
- Place PCBs in a low RH environment (<10% RH) after initial inspection <u>and between assembly steps</u>.
- Determine reuse of HIC and desiccants if returned to dry packaging with 30 minutes.
- Measure and compare state of LWC.

nu Sood, NASA GSFC (bhanu.sood@nasa.gov)	253	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	254	August 8th and 9th, 2018

Section – IV Testing and Inspection of Printed Circuit Boards

Electronic Testing Equipment

- Digital meters
 - Multimeters
 - Specialized parametric meters, such as LCRs, high resistance meters, etc.
- Oscilloscopes, Spectrum Analyzers
- Curve tracer/Parameter Analyzers
- Time Domain Reflectometers
- Automated Test Equipment (ATE)

Rha

Digital Multimeters



High Resistance Meters

- Typically measure:
 - Leakage current
 - $\ \ Insulation \ resistance$
- Common

applications:

- Insulation resistance of dielectrics (capacitors, substrates)
- Surface insulation resistance of PCBs



Agilent 4339B

LCR Meters and Impedance Analyzers

Oscilloscopes and Spectrum Analyzers

260


- Digital scopes allow:
 - -Waveform storage
 - -Capture of transients
 - -Waveform measurements
 - -Math (e.g., FFT)
 - -Complex triggering
- Spectrum analyzers are used for frequency domain measurements.



Agilent 54601

Time Domain Reflectometry (TDR)

- TDR reflection coefficient (Γ) is the ratio of the incident and reflected voltage due to impedance discontinuities in the circuit.
- In the time domain, any discontinuities due to impedance mismatches within the circuit are seen as discrete peaks.
- TDR reflection coefficient is a measure of RF impedance, and can be measured using a short pulse or high frequency sinusoidal signal (requires transformation).



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

261

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

20

TDR reflection coefficient (mU)101112131415161718191910101112121314151617181919101010101112131414151516171718191919101

10

4050

4350

4300

Alarm status of event detector

Automated PCB Test Equipment

- · Dedicated Wired Grid test probes wired to the grid. High cost.
- Universal Grid ("Bed of Nails") -Low cost, reusable. Spring loaded or rigid test probes in mechanical contact to the grid.
- · Flying Probe or Fixtureless System with moveable single or double probes. Expensive. Empirical techniques applied on capacitance /impedance data to determine a good board. Good for micro products. Issues with pad damage.

X-ray Radiography

August 8th and 9th, 2018

TDR Sensitivity to Solder Joint Cracking

A 5% increase of the initial value occurred at 4260 minutes, which was 47 minutes earlier than the time to failure based on an event detector.

4200

Test time (min)

262

4250

DC open circuit at 4307 min


Degradation detection of RF

with 5% threshold at 4260 min

TDR reflection coefficient

4100


Alarm status of event detector




Limitations of X-ray Techniques


- Although considered a non-destructive test, X-ray radiation may change the electrical properties of sensitive microelectronic packages such as EPROMS, and hence should not be used until after electrical characterization has been performed on these devices.
- For samples on or below thick metal layers such as large heat sinks as seen in power devices, X-ray imaging is more difficult and requires high voltages and currents.
- Magnification using contact X-ray equipment can only be done externally by a magnified view of the 1:1 photo, or from an enlarged image of the negative. Hence, resolution will decrease as the image is enlarged.
- The operator may have to experiment with voltage settings and exposure times, depending on the type of sample and film used, to obtain proper contrast and brightness in the photos.

Discussion 2 – PTH Fill on Electrolytic Cap





Background on X-Ray Fluorescence




- Incident x-ray is incident on sample
- Core electron is ejected
- Electron from outer shell falls down to fill up the vacancy

 X-ray photon is emitted (energy equal to the difference between the two levels involved in the transition), which is characteristic of the element and the electronic transition

Conclusion

- XRF is a powerful tool to analyze composition and coating thickness on a variety of electronic products
- A non-destructive tool, does not require sample preparation, provides quick analysis results
- Users should be aware of the issues related to the automated analysis software



Light Optical Microscopes

Resolution

Limit of Resolution = $\lambda / (2 \times N.A.)$

- + λ , light wave length (eg 0.55 μm for green light)
- Numerical Aperture (N.A.), objective lens

For example,

Combination of a 20x objective lens (N.A. = 0.40) with a 10x eyepiece

 $0.55\mu m/(2 \ge 0.40) = 0.69\mu m$

Analytical Techniques

- Environmental Scanning Electron Microscopy (ESEM)
- Energy Dispersive Spectroscopy (EDS)
- Thermo-mechanical Analysis
- Microtesting (Wire Pull, Ball Bond and Solder Ball Shear, Cold Bump Pull)
- Decapsulation / Delidding
- Dye Penetrant Inspection (Dye and Pry)

Discussion – PTH



Through Hole Varisto

Through hole Cracking

What is the mode, mechanism and root cause (s)?





Discussion - Plated Through Holes

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Applications

- By eliminating the need for a conductive coating, ESEM allows imaging of delicate structures and permits subsequent energy-dispersive X-ray spectroscopy (EDS) compositional analysis.
- The ESEM can image wet, dirty, and oily samples. The contaminants do not damage the system or degrade the image quality.
- The ESEM can acquire electron images from samples as hot as 1500°C because the detector is insensitive to heat.
- ESEM can provide materials and microstructural information such as grain size distribution, surface roughness and porosity, particle size, materials homogeneity, and intermetallic distribution.
- ESEM can be used in failure analyses to examine the location of contamination and mechanical damage, provide evidence of electrostatic discharge, and detect microcracks.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

281

- August 8th and 9th, 2018
- Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

of the sample chamber.

as in optical viewing.

quality and visual mobility.

282

August 8th and 9th, 2018

Applications

X-ray analysis can be used to detect:

- Surface contamination (chlorine, sulfur)
- Presence of native oxides
- Corrosion
- · Concentrations of phosphorus, boron, and arsenic
- Compositional analysis (i.e., Sn to Pb ratio)
- Conductive filament formation
- Intermetallic growth
- Elemental distribution using mapping techniques

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

X-ray Spectroscopy

Limitations Large samples have to be sectioned to enable viewing in a SEM or an E-SEM, due to the limited size

· Only black and white images are obtained. Images can be enhanced with artificial color. Thus,

· Samples viewed at high magnifications for extended periods of time can be damaged by the electron

· Areas having elements with large atomic number differences are not easily viewed simultaneously;

number element, the image of the low atomic number element is drastically compromised.

Variations in the controllable pressure and gun voltage can allow samples to appear differently.

cleaning treatments should always be examined under the same conditions.

increasing the contrast to view the low atomic number element effectively makes the high atomic number element appear white, while decreasing the contrast allows a clear view of the high atomic

Lower pressure and voltage give for more surface detail: the same surface can look smoother by just

increasing the pressure. Therefore, sample comparisons before and after experiments, especially


· Image quality is determined by scan rate; the slower the scan rate, the higher the quality. However,

at lower scan rates, the image takes a longer time to be fully acquired and displayed. Therefore,


sample movement appears visually as jerky motions. A trade off must be made between image

beam (e.g., fiber/resin delamination can be initiated this way).

different elements in the same area, having close atomic numbers may not be readily distinguished



Acquired Spectrum Using EDS



The bromine and aluminum peaks overlap, at 1.481 and 1.487 KeV respectively. It is not clear, using EDS, whether or not aluminum is in this sample. Bromine is present, as evidenced by its second identified peak at 11.91 KeV. The elemental KeV values can be found on most periodic tables.




Limitations of EDS

- Resolution is limited, therefore it is possible to have uncertainties for overlapping peaks (i.e., tungsten overlap with silicon and lead overlap with sulfur)
- Cannot detect trace elements
- Limited quantitative analysis
- No detection of elements with atomic number < 6
- If a Beryllium window is used, cannot detect light elements such as carbon, nitrogen and oxygen with atomic number < 9
- Specimen must be positioned in such a manner that an unobstructed path exists from the analysis site to the detector.

Thermal Analysis Techniques

- DSC Differential Scanning Calorimetry
 - Measures changes in heat capacity
 - Detects transitions
 - Measures Tg, Tm, % crystallinity
- TGA Thermogravimetric Analysis
 - Measures changes in weight
 - Reports % weight as a function of time and temperature
 Helps determine composition
 - TMA Thermomechanical Analysis
 - Measures changes in postion
 - Detects linear size changes
- Calculates deflection, CTE, and transition temperature
- DMA Dynamic Mechanical Analysis
 - Measures changes in stiffness
 - Measure deformation under oscillatory load
 - Determines moduli, damping, and transition temperature






291

What Is Micro-sectioning of **Printed Circuit Board?**

Technique used to evaluate printed wiring board quality by exposing a cross-section at a selected plane such as



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

*- Material provided by Buehler Limited/ITW

August 8th and 9th, 2018

Primary Purpose of Micro-sectioning

- To monitor the processes rather than to perform final inspection because it makes no sense to add value to a product that is already rejectable!
- Therefore, the objective is to detect any deviations from normal in the manufacturing processes as early as possible to avoid adding value to a defective product. Corrections to the process should then be made as soon as possible.

Goal of Specimen Preparation

Reveal the true microstructure of all materials

- Induce no defects during specimen preparation
- > Obtain reproducible results
- ➤Use the least number of steps in the shortest time possible
- > Achieve a cost effective operation

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	293	²⁹³ August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	294	294 August 8th and 9th, 2018

Goal of Specimen Preparation for Failure

Failure to obtain these goals can affect the microstructure as follows:

Details in soft ductile phases may be hidden by smeared materials

> Hard constituents such as silicon may be fractured

➢ Fine precipitates may be removed, leaving pits that could be misinterpreted as porosity

> Critical edges may be rounded, causing a loss of visual information

➢ Hard constituents in highly dissimilar materials could experience relief, making an accurate analysis difficult

Preparation Steps

'Each step is equally important"

- Documentation
- ➤ Sectioning
- ➤ Mounting
- ➤ Grinding and Polishing
- Visual Examination
- ➤ Etching
- Analysis

Bh

Documentation

- Process data: vendor, material, batch #, part #, sampling
- Description of specimen orientation, location, cut area, Macro image
- Type of analysis and defect, area of interest
- Record mounting, polishing, etching parameters
- Record microstructure data: inclusions, porosity, grain size, etc.



Sectioning

- > Equipment
- ➢ Blade, wheel (SiC, alumina, diamond)
- ➤ Load
- Blade RPM
- ➤ Feed rate
- > Coolant
- > Delicate materials may require encapsulation or chuck padding for holding

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	297	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	298	August 8th and 9th, 2018


Methods

Method	Comments			
Shearing	Severe torsion damage to an undetermined distance adjacent to the cutting edges			
Hollow punch (Saved hole)	Convenient, and rapid but limited to boards 0.08" thick or less			
Routing	Rapid and versatile with moderate damage but noisy and hard to control.			
Band saw	Rapid, convenient moderate damage and easy to control when a 24- 32 pitch blade is used at 3500-4500 ft./min.			
Low speed saw	Least damage of any method allowing cuts to be made even into the edge of the plated through-hole barrel. However, it is too slow for high volume micro-sectioning.			
Precision table saw	Least destructive method of removing specimens from component mounted boards for soldered connection analysis			

Sectioning damage

Method	Type of damage	Possible depth 5 mm	
Shearing	Deep mechanical damage		
Band / hack saw lubricated not cooled	Moderate thermal and mechanical damage	2.5 mm	
Dry abrasive cutting	Moderate to severe thermal damage	1.5 mm	
Wet abrasive cut- off saw	Minimal thermal and mechanical damage	250 μm	
Diamond / precision saw	Minimal thermal and mechanical damage	50 µm	

Sectioning Damage - Zinc



Mounting Principles

- · Sample encapsulated in epoxy, acrylic or other compound
- Sample edges protected during polishing process
- Delicate samples protected from breakage
- Smooth mount edges increase life of polishing surfaces
- Allows automation and ability to prepare multiple samples simultaneously
- Uniform pressure on mount maximizes surface flatness
- Safety

 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 301
 August 8th and 9th, 2018
 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
 302
 302
 August 8th and 9th, 2018

Mounting Method Selection

- Castable (cold) mounting
- •Resin/hardener selection
- •Vacuum

- Compound selectionPressure
- •Additives for edges, conductivity
- Heat

Compression (hot) mounting

Specimen characteristics to consider:


- •Softening/melting temperature
- •Sample thickness, ability to withstand pressure
- •Brittleness, friability
- Porosity
- •Hardness & abrasion resistance relative to
- mounting compound
- •Importance of edge retention

Potting Compounds

Resin of Choice?...EPOXY!

- Low shrinkage and moderate hardness are important for microelectronics.
 - Less surface relief
 - Better edge protection
- Uncured epoxy typically has low viscosity for filling small cavities.
- Epoxy can be cast while under vacuum. This enhances its cavity filling ability.

Damage



Grinding Steps

- The initial grinding surface depends on the condition of the cut surface more damaged surfaces require coarser first-step grinding
- For excessive damage, re-sectioning with an abrasive or precision saw is recommended
- A single grinding step is adequate for most materials sectioned with an abrasive or precision saw
- Softer materials require multiple grinding steps and smaller abrasive size increments
- > Remove damage with progressively smaller abrasive particle sizes
- > With decreasing particle size:
 - 1. Depth of damage decreases
 - 2. Removal rate decreases
 - 3. Finer scratch patterns emerge

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	305	305 August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	306	306 August 8th and 9th, 2018

Polishing Principles

- Further refinement of ground surface using resilient cloth surfaces charged with abrasive particles
- Depending on material characteristics, cloth selected may be woven, pressed or napped
- > Commonly used abrasives are diamond and alumina
- > The polishing process consists of one to three steps that:
 - 1. Remove damage from the last grinding step
 - 2. Produce progressively finer scratches & lesser depth of damage
 - 3. Maintain edges and flatness
 - 4. Keep artifacts to an absolute minimum

Time

- Each step must remove the surface scratches and sub-surface deformation from the previous step
- > Increase time to increase material removal
- Smaller increments in abrasive size require shorter times at each step
- > Increases in surface area may require longer times
- Too long times on certain cloths can produce edge rounding and relief

Additional Considerations

- Bevel mount edges to increase cloth life
- Clean specimens and holder between steps to prevent cross contamination of abrasives
- Ultrasonic cleaning may be required for cracked or porous specimens
- Dry thoroughly with an alcohol spray and a warm air flow to eliminate staining artifacts
- Remove polishing debris by rinsing cloth surface after use to increase cloth life

Final Polishing Principles

- Removes remaining scratches, artifacts and smear
- > Produces a lustrous, damage-free surface
- Maintains edge retention
- > Prevents relief in multiphase materials

309

```
August 8th and 9th, 2018
```

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

310

August 8th and 9th, 2018

Etching Principles

- > Etching is a process of controlled corrosion
- Selective dissolution of components at different rates reveals the microstructure
- Completion of etching is determined better by close observation than timing
- Etching is best performed on a freshly polished surface before a passive layer can form
- > A dry surface produces a clearer etched structure than a wet one
- An under-etched surface may be re-etched but an over-etched surface requires re-polishing

Etching Techniques


- Immersion sample immersed directly into etchant solution
 - Most commonly used method
 - · Requires gentle agitation to remove reaction products
- Swab polished surface swabbed with cotton ball soaked with etchant
 - Preferred method for materials in which staining is a problem
- · Electrolytic chemical action supplemented with electric current
 - · Attack controlled by chemical selection, time, amps

PWB Etchants (For Copper)

- Equal parts 3% H₂O₂ and ammonium hydroxide, swab for 3 to 10 seconds, use fresh etchant to reveal grain boundaries of plating and cladding copper material.
- > 5 g Fe(NO₃)₃, 25 mL HCl, 70 mL water, immerse 10 − 30 seconds, reveals grain boundaries very well.

Dye Penetrant (Dye and Pry)

- Identify failed components (electrical measurement)
- Boards are immersed in stripping agent (Miller-Stephenson MS-111) for 25 min at room temperature to remove the solder mask. IPA can be used for a final rinse. Dry in air.
- Dye is applied to the board (DYKEM steel red layout fluid) with a pipette. <u>Important</u>: Flip the board, so that the dye flows into the cracks
- Place boards in vacuum for 5 minutes so that the dye penetrates into fine cracks that otherwise would be blocked by trapped air pockets. A strong vacuum pressure is not important for this process (Typical 220 mm Hg)
- Place the board on a hot plate for 30min 80°C to dry the dye (as prescribed by DYKEM).



Picture: "Solder joint failure analysis" Dye penetrate technique BY TERRY BURNETTE and THOMAS KOSCHMEDER

```
Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)
```

313

August 8th and 9th, 2018


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


314

August 8th and 9th, 2018


Dye and Pry Steps

- Flex the board a pair of pliers until the components peel away.
- Remove the components with tweezers and fix with double sided tape on the board, because it is important to see the component side and the substrate side to identify the failure site.





(For BGAs)



Dye and Pry: Failure Sites Observed

(b) Trace failure

Pad Crate

(d) Pad crater



(a) Failure on board side



(b) Failure on component side

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

317

August 8th and 9th, 2018

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

318


Focused Ion Beam Etching

August 8th and 9th, 2018

FIB Introduction

- Focused ion beam (FIB) processing involves directing a focused beam of gallium ions onto a sample.
- FIB etching serves as a supplement to lapping and cleaving methods for failure. The beam of ions bombarding the sample's surface dislodges atoms to produce knife-like cuts.

FIB Cross-section of Bumps



SEM image of a die-bump interface after FIB etching. Overview of the interface in (a) shows the bump, die and silver antenna, (b) and (c) show close up of the bump at two sides.

8 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)


Focused Ion Beam Limitations

- Equipment is relatively expensive
- Large scale cross-sectional analysis is impractical since the milling process takes such a long time
- Operator needs to be highly trained
- Samples could be damaged or contaminated with gallium
- Different materials are etched at different rates, therefore uniform cross-sectioning using ion milling is not always possible

Superconducting Quantum Interference Device (SQUID) Microscopy

hanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	321	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	322	August 8th and 9th, 2018

Magnetic Imaging Used to Locate Failures



Spectroscopy, including Fourier Transform Infrared Spectroscopy (FTIR)


Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Rhar


323

324

August 8th and 9th, 2018



Fourier Transform Infrared Spectroscopy – Spectrum Interpretation



Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

327

August 8th and 9th, 2018

, 2018 Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)

Engineering Applications of FTIR

- Identification of unknown inorganic and organic materials by comparison to

Determination of the locations of known and unknown materials

- Comparison of samples to known good and known bad samples

- Comparison of materials from different lots or vendors

Materials identification and evaluation

- Determination of material homogeneity

- Identification of contaminants

Quality control screening

- Identification of corrosion products

Identification of contaminants

- Identification of adhesive composition change

- Evaluation of cleaning procedure effectiveness

_

.

_

· Failure analysis

standards and by molecular structure determination

Ion-exchange Chromatography


- Ion exchange chromatography exploits ionic interactions and competition to realize analyte separation.
- It can be further classified into
 - cation exchange chromatography (CEC): separates positively charged ions; and
 - anion exchange chromatography (AEC): separates negatively charged ions.
- The output of a IC test is a graph of conductivity versus time.
- Calibration is with standards of known composition (elution time) and concentration (peak area).



Example of IC Results on a Mixture of Anions

Chromatography

- The eluent was 0.01 mol/L NaOH.
- The column used was an Dionex AS11.



- determined with comparison to standard ions.
- Based on the area under the peaks, the concentration of the ions can be determined.

Applications of Ion Chromatography in Electronics Reliability

- 1. Tests on assembled or bare printed wiring boards (PWBs) to relate cleanliness to electrochemical migration (IPC-TM-650 Test Method No. 2.3.28).
- 2. Determination of amount and type of extractable ions present in encapsulation materials to relate amount and type of ionic content to corrosion failure.
- 3. Electroplating chemistry analysis to relate breakdown products to plating adhesion failure.

Conclusions

- Printed circuit board (PCB) quality and functionality are influenced by a variety of factors.
- The workshop provided overview of mechanisms and analysis guidelines that can be implemented at different stages of PCB production.
- This information is intended to be used by board manufacturers, assembly houses and OEMs to prevent damage and to increase the quality and reliability of PCBs.

What Does the Future Hold?

- Higher density boards (spacing is tighter)
 Decreasing pitch, from 500µm to 100µm (or less), thicker boards
- Higher expectations of reliability – Rougher handling, harsher environments
- Higher circuit switching speeds
 - Makes the PCBs more susceptible to moisture ingress related reliability concerns.

Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	333	August 8th and 9th, 2018	Bhanu Sood, NASA GSFC (bhanu.sood@nasa.gov)	334	August 8th and 9th, 2018

Questions?



Bhanu Sood Safety and Mission Assurance (SMA) Directorate NASA Goddard Space Flight Center Phone: +1 (301) 286-5584 bhanu.sood@nasa.gov

August 8th and 9th, 2018