

US010100858B2

(12) United States Patent

Jung-Kubiak et al.

(54) WAFER-TO-WAFER ALIGNMENT METHOD

- (71) Applicant: CALIFORNIA INSTITUTE OF TECHNOLOGY, Pasadena, CA (US)
- (72) Inventors: Cecile Jung-Kubiak, Pasadena, CA (US); Theodore Reck, Pasadena, CA (US); Bertrand Thomas, Bonn (DE); Robert H. Lin, Chino, CA (US); Alejandro Peralta, Huntington Beach, CA (US); John J. Gill, La Crescenta, CA (US); Choonsup Lee, La Palma, CA (US); Jose V. Siles, Pasadena, CA (US); Risaku Toda, Glendale, CA (US); Goutam Chattopadhyay, Pasadena, CA (US); Ken B. Cooper, Glendale, CA (US); Imran Mehdi, South Pasadena, CA (US)
- (73) Assignee: CALIFORNIA INSTITUTE OF TECHNOLOGY, Pasadena, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 252 days.
- (21) Appl. No.: 15/337,745
- (22) Filed: Oct. 28, 2016

(65) **Prior Publication Data**

US 2017/0045065 A1 Feb. 16, 2017

Related U.S. Application Data

(62) Division of application No. 13/871,830, filed on Apr. 26, 2013, now Pat. No. 9,512,863.

(Continued)

(51) Int. Cl. *F16B 5/02 F16B 19/00 H05K 13/00*

(2006.01) (2006.01) (2006.01)

(10) Patent No.: US 10,100,858 B2

(45) **Date of Patent:** Oct. 16, 2018

- (58) Field of Classification Search CPC F16B 19/002–19/004; F16B 19/02; H01L 2225/1011; H05K 7/023; H05K 7/12; (Continued)

(56) **References Cited**

U.S. PATENT DOCUMENTS

2,169,708 A *	8/1939	O'Callaghan F16B 5/06
		174/395
2,754,716 A *	7/1956	Bourns F16B 19/004
		411/479
	(Con	tinued)

Primary Examiner — Matthew P Travers (74) Attorney, Agent, or Firm — Steinfl + Bruno LLP

(57) ABSTRACT

A silicon alignment pin is used to align successive layer of component made in semiconductor chips and/or metallic components to make easier the assembly of devices having a layered structure. The pin is made as a compressible structure which can be squeezed to reduce its outer diameter, have one end fit into a corresponding alignment pocket or cavity defined in a layer of material to be assembled into a layered structure, and then allowed to expand to produce an interference fit with the cavity. The other end can then be inserted into a corresponding cavity defined in a surface of a second layer of material that mates with the first layer. The two layers are in registry when the pin is mated to both. Multiple layers can be assembled to create a multilayer structure. Examples of such devices are presented.

5 Claims, 18 Drawing Sheets



Related U.S. Application Data

- (60) Provisional application No. 61/638,939, filed on Apr. 26, 2012, provisional application No. 61/651,940, filed on May 25, 2012.
- (52) U.S. Cl. CPC *Y10T 29/49778* (2015.01); *Y10T 29/49895* (2015.01); *Y10T 403/20* (2015.01)
- (58) Field of Classification Search CPC H05K 13/0015; H05K 2203/166; H05K 2203/167; Y10T 29/4987–29/49872; Y10T 29/49895

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,227,030	А	*	1/1966	Preziosi F16B 19/004
				405/259.3
3,913,444	А	*	10/1975	Otte F16B 1/0014
				174/DIG. 8
4,341,487	А	*	7/1982	Nemecek F16B 19/002
				403/297
5,362,185	А	*	11/1994	Haack B25B 27/023
				411/324
5,751,556	А	*	5/1998	Butler H01R 12/57
				174/250
5,845,883	А	*	12/1998	Meyer F16B 19/004
				248/73
7,083,431	Β1	*	8/2006	Darr H01R 12/585
				439/75

* cited by examiner













FIG. 4







FIG. 5B



FIG. 7







FIG. 13



FIG. 8







FIG. 10



FIG. 11











FIG. 15A







FIG. 17B







FIG. 16B

FIG. 16C



FIG. 18B





FIG. 18C



FIG. 19A



FIG. 19B



FIG. 19C









40

WAFER-TO-WAFER ALIGNMENT METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a divisional application of U.S. application Ser. No. 13/871,830 filed on Apr. 26, 2013 which, in turn, claims priority to and the benefit of U.S. provisional patent application Ser. No. 61/638,939, filed Apr. 26, 2012, and U.S. provisional patent application Ser. No. 61/651,940, filed May 25, 2012, each of which applications is incorporated herein by reference in its entirety.

STATEMENT REGARDING FEDERALLY FUNDED RESEARCH OR DEVELOPMENT

The invention described herein was made in the performance of work under a NASA contract, and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the Contractor has elected to retain title.

THE NAMES OF THE PARTIES TO A JOINT RESEARCH AGREEMENT

Not Applicable

INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A COMPACT DISC

Not Applicable

FIELD OF THE INVENTION

The invention relates to semiconductor fabrication meth- 35 ods in general and particularly to methods useful in making submillimeter-wave and terahertz devices.

BACKGROUND OF THE INVENTION

Submillimeter-wave heterodyne receivers are important for a number of applications, from providing quantitative molecular abundance profiles in atmospheres to detecting contra-band. The current generation of receivers relics on metal waveguide blocks made using conventional precision 45 machining tools such as end mills. For real time imaging capabilities and for large fields of view it is highly desirable to have two dimensional detector arrays, and therefore novel approaches to building compact waveguide architectures are needed. 50

CNC metal machining is a highly refined method capable of producing terahertz circuits, but the cost is high due to the serial nature of the process.

Micromachining of submillimeter-wave and terahertz circuits is a very attractive approach for terahertz waveguide 55 components since it offers the potential for lower cost and better precision fabrication. See, for example, V. Lubecke, K. Mizuno, and G. Rebeiz, "Micromachining for terahertz applications," Microwave Theory and Techniques, IEEE Transactions on, vol. 46, no. 11, pp. 1821-1831, November 60 1998, Micromachining offers the potential for batch fabrication at photolithographic accuracies, thus reducing the cost per component while improving precision and uniformity. This type of fabrication technology could enable the development of multi-pixel terahertz systems and novel 65 components that are not compatible with CNC metal machining.

2

Several different micromachining techniques exist for fabrication of terahertz circuits. Thick, permanent resist such as SU-8 is used to build waveguide structures and has attracted attention due to the minimal equipment requirements and the high aspect ratio features it can produce. See, for example, X. Shang, M. Re, Y. Wang, and M. Lancaster, "Micromachined W-band waveguide and fiber with two embedded H-plane bends," Microwaves, Antennas Propagation, IET, vol. 5, no. 3, pp. 334-339, 21 2011; and C. H. Smith, H. Xu. and N. Barker, "Development of a multi-layer SU-8 process for terahertz frequency waveguide blocks." Microwave Symposium Digest, 2005 IEEE MTT-S International, pp. 439-442, June 2005.

LIGA is a German acronym for Lithographic, Galvano-15 formung, Abformung (Lithography, Electroplating, and Molding) that describes a fabrication technology used to create high-aspect-ratio microstroctures. See W. Bacher et al., The LIGA technique and its potential for microsystems-a survey, IEEE Trans. Industrial Electronics, 42, 431-441, October 1995. The LIGA technique offers the possibility to manufacture microstructures with arbitrary lateral geometry, lateral dimensions down to below 1 µm and aspect ratios up to 500 from a variety of materials (metals, plastics, and ceramics). LIGA focuses on thick resists similar to SU-8 as molds for electroplating, and thus can be used to build-up metal waveguides. See, for example, J. Stance and N. Barker. "Fabrication and integration of micromachined submillimeter-wave circuits," Microwave and Wireless Compo-

nents tellers, IEEE, vol. 21, no. 8, pp. 409-411, August 2011; 30 C. Nordquist, M. Wanke, A. Rowen, C. Arrington, M. Lee, and A. Grine, "Design, fabrication, and characterization of metal micromachined rectangular waveguides at 3 THz," in Antennas and Propagation Society International Symposium, 2008, AP-S2008. IEEE, July 2008, pp. 1-4; and E. Cullens, L. Ranzani, K. Vanhille, E. Grossman, N. Ehsan, and Z. Popovic. "Micro-fabricated 130-180 GHz frequency scanning waveguide arrays," Antennas and Propagation, IEEE Transactions on, vol. 60, no. 8, pp. 3647-3653, August 2012.

These resist based technique have some disadvantages. SU-8 processes are very challenging to stabilize and the resist is difficult to deposit uniformly, reducing the precision of each layer thickness or requiring an additional processing step such as lapping. LIGA suffers from similar problems, as electroplating a flat layer of tens to hundreds of microns thick is very difficult, so lapping is also usually required to planarize each layer.

Recent studies have been successful in the fabrication of silicon micromachined components but there is still alack of effective methods to characterize those circuits. In particular, coupling between the micromachined waveguide and standard metal waveguide flanges suffers from misalignment problems due to the difficulty of aligning to non-metal machined waveguide components.

There is a need for improved methods for fabricating and using submillimeter wave and terahertz devices.

SUMMARY OF THE INVENTION

According to one aspect, the invention features an alignment pin having a first end and a second end. The alignment pin comprises a compressible structure having a central axis, the compressible structure having a arcuate surface having a surface roughness of less than tens of microns disposed about the central axis, the compressible structure having an aperture oriented along the central axis defined within the compressible structure, the compressible structure having

two opposed projections each oriented in a direction perpendicular to the central axis, the compressible structure configured to assume a relaxed configuration in which the two opposed projections are spaced apart when no mechanical force is applied to the two opposed projections and the 5 compressible structure is configured to assume a compressed configuration upon the application of a mechanical force to the two opposed projections.

In one embodiment, the compressible structure is made of silicon

In another embodiment, the compressible structure has a length of tens of microns or more measured parallel to the central axis.

In yet another embodiment, the two opposed projections are spaced apart by a distance measured in tens of microns 15 when the mechanical force is not applied to the two opposed projections.

In still another embodiment, the first end and the second end each have a dimension d measured along a line perpendicular to and intersecting the central axis, the line having 20 each of its two ends situated on the arcuate surface when the mechanical force is not applied to the two opposed projections and wherein the first end and the second end each have a dimension c smaller than the dimension d measured along a line perpendicular to and intersecting the central axis and 25 the following description and from the claims. having each of its two ends situated on the arcuate surface upon the application of mechanical force to the two opposed projections.

According to another aspect, the invention relates to a method of aligning two, component layers of a multilayer 30 device. The method comprises the steps of providing an alignment pin having a first end and a second end, the alignment pin comprising a compressible structure having a central axis, the compressible structure having a arcuate surface having a surface roughness of less than tens of 35 microns disposed about the central axis, the compressible structure having an aperture oriented along the central axis defined within the compressible structure, the compressible structure having two opposed projections each oriented in a direction perpendicular to the central axis, the compressible 40 structure configured to assume a relaxed configuration when no mechanical force is applied to the two opposed projections wherein the first end and second end each have a dimension d measured along a line perpendicular to and intersecting the central axis, the line having each of its two 45 ends situated on the arcuate surface, and the compressible structure configured to assume a compressed configuration upon the application of a mechanical force to the two opposed projections wherein the first end and second end each have a dimension c smaller than the dimension d 50 measured along the line perpendicular to and intersecting the central axis, the line having each of its two ends, situated on the arcuate surface; providing a first layer of a multilayer device, the first layer having a first layer aperture defined in a surface of the first layer, the first layer aperture having a 55 8° sidewall vertical angle. dimension larger than the dimension c and smaller titan the dimension d; providing a second layer of the multilayer device, the second layer having a second layer aperture defined in a surface of the second layer, the second layer aperture having a dimension substantially equal to the first 60 layer aperture, the second layer aperture designed to be in registry with the first layer aperture when the first layer and the second layer are aligned; applying mechanical force to the two opposed projections of the compressible structure to provide the compressible structure in the compressed con- 65 figuration; inserting the first end of the alignment pin in the compressed configuration into the first layer aperture defined

in the surface of the first layer; releasing the mechanical force from the two opposed projections of the compressible structure, thereby mating the first end of the alignment pin with the first layer of the multilayer device; and mating the second layer aperture of the second layer of the multilayer device with the second end of the alignment pin, thereby bringing the first layer and the second layer of the multilayer device into alignment.

In one embodiment, the alignment of the first layer of the multilayer device and the second layer of the multilayer device is an alignment to within 5 µm

In another embodiment, at least one of one of the first layer of the multilayer device and the second layer of the multilayer device is fabricated from a semiconductor wafer.

In yet another embodiment, at least one of one of the first layer of the multilayer device and the second layer of the multilayer device is fabricated from a metal.

In still another embodiment, the method further comprises the step of securing the first layer of the multilayer device and the second layer of the multilayer device in an assembled state.

The foregoing and other objects, aspects, features, and advantages of the invention will become more apparent from

BRIEF DESCRIPTION OF THE DRAWINGS

The objects and features of the invention can be better understood with reference to the drawings described below, and the claims. The drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the drawing, like numerals are used to indicate like parts throughout the various views.

FIG. 1A is an image of a silicon micromachined waveguide.

FIG. 1B depicts the results of an AFM measurement on a portion of the surface of the silicon micromachined waveguide shown in FIG. 1A and indicates that 18 nm rms surface roughness can be achieved.

FIG. 2A is an image of an etched waveguide structure produced using fixed plasma power.

FIG. 2B is an image of an etched waveguide structure produced using power increase (ramping up) during etching, which results in better surface quality of the waveguide structures as compared to the results shown in FIG. 2A.

FIG. 3 is an SEM image of an etch pattern with the Bosch effect on the sidewall, where scalloping is visible

FIG. 4 is an SEM image showing the improvement of the sidewall smoothness and angle by modifying the etching and passivation step duty cycles.

FIG. 5A is an SEM image of DRIE etched patterns with 5° sidewall vertical angle.

FIG. 5B is an SEM image of DRIE etched patterns with

FIG. 6 illustrates a silicon donut 610 and etched pockets 620 which together are used to achieve precise wafer-towafer alignment in one embodiment.

FIG. 7 is an exploded view of a stack of silicon wafers comprising a submillimeter-wave receiver front-end.

FIG. 8 is an SEM image of a Si-based W-band amplifier, showing a double-step each 280 µm-11.5 µm.

FIG. 9 is an SEM image of Si-based etched cavities and waveguides fabricated for the 560 GHz Radiometer-On-A-Chip architecture.

FIG. 10 is a graph showing the measured performance as a function of frequency of the 1st and 2nd ROC stages

50

55

featuring a W-band metal pre-amplifier and silicon-based power amplifier MMICs measured separately and cascaded.

FIG. 11 is a graph showing the measured performance of the 3rd and 4th ROC stages showing the DSB mixer conversion losses and noise temperature vs. central RF 5 range.

FIG. **12** is an SEM image of improved Si-etched cavities and waveguides for the 560 GHz Radiometer-On-A-Chip architecture.

FIG. 13 illustrates assembled layers 1305, 1307 with circular cavities 1310, 1320 and donuts 1330.

FIG. 14 illustrates cavities 1410, 1420 having a range of diameters.

FIG. **15**A is a perspective view of the bottom half of the 15 silicon micromachined 3 dB waveguide hybrid coupler.

FIG. **15**B is an exploded view of the complete test package.

FIG. **16**A is a diagram of the silicon compression pin showing the relevant dimensions of one embodiment.

FIG. **16**B is an image of the compression pin during assembly as it is squeezed by the tweezers to insert it into the alignment pocket or cavity.

FIG. **16**C is an image of the compression pin after it has been released into the alignment pocket or cavity.

FIG. **17**A is an image of a model showing the vernier on two mating wafers.

FIG. **17**B is a photomicrograph taken during an alignment measurement showing 1 µm misalignment.

FIG. **18**A is a perspective drawing of an assembled test ³⁰ apparatus showing the mating of the metal waveguide fixture to the silicon waveguide.

FIG. **18**B is a closeup of the test apparatus showing the E-plane cross-section and illustrating the alignment of the silicon bosses to the metal alignment pockets.

FIG. **18**C is a closeup of the test apparatus showing the H-plane cross section and illustrating the etch angle of the backside silicon etch.

FIG. **19**A is a graph showing a measurement of s_{11} vs frequency for the E-plane of the waveguide.

FIG. **19**B is a graph showing a measurement of s_{11} vs frequency for the H-plane of the waveguide.

FIG. **19**C is a graph showing the measured waveguide loss per millimeter of the E and H-plane split silicon waveguides. 45

FIG. **20** is a graph showing a comparison of the repeatability of the silicon boss alignment to that of the UG-386 precision flange.

FIG. **21** is an image of the waveguide hybrid measurement apparatus.

FIG. **22**A is a graph of the measured S-parameters as a function of frequency for a 3 dB hybrid coupler.

FIG. **22**B is a graph of the phase balance a function of frequency between the direct and coupled ports.

DETAILED DESCRIPTION

Advanced semiconductor nanofabrication techniques are utilized to design, fabricate and demonstrate a super-compact, low-mass (<10 grams) submillimeter-wave heterodyne 60 front-end. RF elements such as waveguides and channels are fabricated in a silicon wafer substrate using deep reactive ion etching (DRIE). Etched patterns with sidewalls angles controlled with 1° precision are reported, while maintaining a surface roughness of better than 20 nm rms for the etched 65 structures. This approach is also used to build compact 2-D imaging arrays in the THz frequency range. 6

In another example, the techniques are used to assemble and measure micromachined submillimeter-wave waveguide circuits operating from 500 to 750 GHz. A novel micromechanical compression pin (or alignment pin) has been developed to improve wafer-to-wafer alignment to less than 1 μ m. Connection between the silicon waveguide and a VNA is aligned through a silicon boss that inserts into the custom-waveguide flange. Waveguide loss is characterized for both E and H-plane split waveguides and is found to be similar to standard metal waveguides. Measurement of a 3 dB hybrid coupler operating from 500 to 600 GHz is also described.

Example 1: A Compact 530-590 GHz Receiver Front-End in an All-Silicon Waveguide Structure

We demonstrate the use of advanced semiconductor nanofabrication technologies to build a compact 530-590 GHz receiver front-end in an all-silicon waveguide structure. The receiver block comprises a stack of precisely etched silicon wafers aligned to one another using silicon pins. The wafers are processed using deep reactive ion etching (DRIE) techniques to form channels for mounting low parasitic GaAs Schottky diode chips and custom waveguide matching circuits for coupling THz power both laterally and vertically with low return loss. We also describe the ability to etch silicon waveguides with precisely controlled vertical angles, which may enable the integration of high-performance allsilicon conical beam horns for coupling energy to and from free space.

Micromachining of Silicon

The utilization of micromachined silicon for THz circuits places a number of important constraints on the structures. First, THz frequency waveguides and device channels need very smooth sidewalls and bottom surfaces in order to minimize ohmic losses. The cross sections of the waveguide walls also have to be precisely rectangular in order to minimize scattering from geometric inhomogeneities and integrate MMIC amplifiers, multipliers, and mixers successfully. Finally, a robust and accurate alignment scheme is needed to assure good impedance matching across vertical wafer-to-wafer waveguide transitions.

Silicon wafers are processed with conventional UV lithography, and Deep Reactive Ion Etching (DRIE) techniques using thick AZ9260 resist as etching mask. The DRIE technique used is the well-known Bosch process based on the alternative exposures to SF_6 and C_4F_8 gases. With optimized plasma power and etching gas ratios, we can achieve a selectivity of 50:1 for etching at low rates (2 μ m/min) and up to 75:1 for long and deep etches (4 μ m/min). The second recipe is mainly used for etch-through waveguide openings where 1 mm of silicon is etched with a 15 μ m resist mask and where sidewalls and bottom surfaces roughnesses are less critical.

Etched Pattern Surface Roughness

To avoid losses during signal transmission, it is advantageous that the DRIE waveguide structures have a surface roughness of less than 50 nm. With these smooth surfaces, the excess attenuation coming from the surface roughness is expected to be negligible compared to the total ohmic losses. As shown in FIG. **1**, our optimized DRIE process can achieve an 18 nm rms surface roughness on the bottom of a 280×280×40 µm waveguide channel etched in a 500 µm thick silicon wafer.

During the DRIE Bosch process, the SF₆ is used to etch the silicon, while the C_4F_8 passivities the etched surfaces. This alternation of etching and passivation steps results in anisotropic etch of the silicon and it can introduce unwanted modulation in the sidewall profile. With the control of the gas flows and pressures, this scalloping effect can be significantly reduced. To achieve the small levels of surface roughness shown in FIG. 1A and FIG. 1B, a specific etching recipe was developed with a ramp up of the plasma power during the etch cycle, instead of keeping it constant. FIG. 1A is an image of a silicon micromachined waveguide. FIG. 1B depicts the results of an AFM measurement on a portion of the surface of the silicon micromachined waveguide shown in FIG. 1A and indicates that 18 nm rms surface roughness can be achieved.

FIG. 2A and FIG. 2B compare two similar waveguides, 20 both 500 μ m×300 μ m and 100 μ m deep. FIG. 2A is an image of an etched waveguide structure produced using fixed plasma power. FIG. 2B is an image of an etched waveguide structure-produced using power increase (ramping up) during etching, which results in better surface quality of the 25 waveguide structures as compared to the results shown in FIG. 2A.

Sidewall Smoothness and Vertically

In addition to having small surface roughness, the etched sidewalls must be perpendicular to the top surface with a maximum error of 1°. This is to ensure two important criteria: first, pattern size variations will affect the characteristic impedance, and second, accurate alignment between 35 wafers depends on the high tolerances of the dowel pin/hole mating structures we use. FIG. 3 and FIG. 4 show how changing the ratio of "etching" versus "passivation" can improve the sidewall quality. FIG. 3 is an SEM image of an etch pattern with the Bosch effect on the sidewall, where 40 in order to measure the amount of output, power available at scalloping is visible. FIG. 4 is an SEM image showing the improvement of the sidewall smoothness and angle by modifying the etching and passivation step duty cycles.

While vertical sidewall profiles are important for waveguides, some RF structures such as horns need sidewalls 45 with controlled slopes. For example, submillimeter-wave Pickett-Potter feed horns are widely used for submillimeter wave components. The typical Pickett horn has a slope of 13.5° but this angle can be reduced to 5°, if the total height of the horn is redesigned to control the sidelobes of the 50 propagation modes. FIG. 5A and FIG. 5B show two SEM images of DRIE patterns with intentionally angled sidewalls of 5° and 8° from normal. Theses angles can be obtained by addition of power ramps and various cycle times of etching and passivation steps.

Precise Wafer-to-Wafer Alignment

A technique using circular etched pockets and silicon donut-shaped dowel pins has also been developed to align 60 two wafers together. The donut shape was selected to prevent trapped air under the silicon pin during the assembly and to make it easier to handle with tweezers. FIG. 6 illustrates a silicon donut 610 and etched pockets 620 which together are used to achieve precise wafer-to-wafer align- 65 ment in one embodiment. With this technique, we can achieve a 5 µm alignment or better. In other embodiments,

the silicon pins described hereinafter can be used to effect the alignment between the various layers.

560 GHZ Radiometer-On-A-Chip

Utilizing the silicon nanofabrication techniques discussed above, a super-compact 560 GHz receiver front-end has been designed, fabricated and tested. FIG. 7 is an exploded view of a stack of silicon wafers comprising a submillimeter-wave receiver front-end. As shown in FIG. 7, the structure includes a plurality of layers including heat sink 1, power amplifier (PA) 2, interface layer 3, submillimeter receiver 4, spacer layer 5, and antenna 6, Each layer is individually fabricated and the stack is then assembled by fitting and aligning each respective layer to its neighbor or neighbors. The LO signal from the input waveguide is amplified, multiplied and mixed with the RF signal from the antenna.

The first and second stages of this receiver-on-a-chip (ROC) feature a W-band power amplifier (PA) MMIC packaged in a silicon micro-machined block. The transitions are chosen to have the input/output waveguide interfaces with external waveguides on the flat surface of the wafers. FIG. 8 is an SEM image of a Si-based W-band amplifier, showing a double-step etch 280 µm-115 µm.

The third and fourth stages of the ROC feature an integrated 265-300 GHz tripler and 530-600 GHz subharmonic mixer using MMIC planar Schottky diode devices. These two stages require 4 silicon pieces and nine DRIE etches with depths ranging from 20 µm to 750 µm (etchthrough). FIG. 9 is an SEM image of Si-based etched cavities and waveguides fabricated for stages 3 and 4 of the 560 GHz Radiometer-On-A-Chip architecture. These silicon pieces were fabricated before those presented previously, and therefore the bottom of the etched patterns is very rough.

Measurement Apparatus and Results

The first and second stages of the ROC were tested first W-based to pump the following stages. FIG. 10 is a graph showing the measured performance as a function of frequency of the 1st and 2nd ROC stages featuring a W-band metal pro-amplifier and silicon-based power amplifier MMICs measured separately and cascaded. Using a conventional metal machining pro-amplifier cascaded with a silicon packaged MMIC power amplifier, an output power of 40-140 mW was measured between 92 and 104 GHz.

The third and fourth stages of the ROC have been tested using a fundamental LO source consisting of an Agilent ES257D synthesizer, an Agilent 83558A W-band source, a W-band pre-amplifier stage and a W-band rotary vane attenuator. As shown in FIG. 11, preliminary results give a DSB mixer noise temperature of 4860 K and DSB mixer 55 conversion losses of 12.1 dB at 540 GHz. FIG. 11 is a graph showing the measured performance of the 3rd and 4th ROC stages showing the DSB mixer conversion losses and noise temperature vs. central RF range.

Simulated results with a 20 nm rms surface roughness suggest that the mixer performance should be better by about 3 dB. However, as mentioned before, the silicon pieces used for these measurements were very rough, so we can in part attribute these worse than expected results to that high surface roughness. Nonetheless, the receiver performance of FIG. 11 provides proof of concept that nanofabrication technologies can be utilized to make compact and low-mass submillimeter wave receiver front ends.

10

Other silicon waveguide structures have been fabricated using the DRIB recipes reported hereinabove. In the SEM image shown in FIG. 12, etched cavities and waveguides have the 18 nm rms smooth surface similar to that illustrated in FIG. 1B. This technique provides the flexibility of building a radiometer-on-a-chip and is expected to be useful in fabricating large format array receivers, multi-frequency imaging arrays, and beam-steering capabilities for heterodyne array receivers.

Example 2: Silicon Micromachined Waveguide Components

The process adopted in this example is silicon DRIE. Many of the problems above such as control of the etch angle and etch depth have be overcome by extensive process development. In addition, by having the bulk of the packaging in a high-resistivity material, DC biasing circuitry and thru-wafer vias can be directly integrated to circuit density 20 and reduce assembly time.

A new flange alignment scheme enabling repeatable connection to metal waveguide components is described and test results are presented.

We also describe a novel technique for a precise and 25 controllable alignment between each silicon wafer. As the frequency of operation increases, the alignment tolerance between the split-waveguide structures rapidly decreases for devices such as mixers, multipliers and complex passive structures like orthogonal mode transducers. Since silicon 30 micromachined components cannot rely on press-fit alignment pins that are used to align metal waveguide blocks, a new alignment approach based on micromachined silicon compression pins is described.

We present results of the measurement of passive silicon 35 micromachining waveguide components operating in the WR-1.5 band (500 to 750 GHz). Through lines are first tested to characterize the micromachined waveguide and the waveguide loss is similar to that of metal machined waveguides, and measurement of the 3 dB quadrature hybrid coupler shown in FIG. 15A and FIG. 15B is presented. FIG. 15A is a perspective view of the bottom half of the silicon micromachined 3 dB waveguide hybrid coupler. FIG. 15B is an exploded view of the complete test package. 45

Fabrication

The micromachined components are fabricated from a 100 mm diameter, 1 mm thick low-resistivity silicon wafer. A combination of photoresist masks and thermal oxide 50 masks are used to etch the patterns in DRIE. A detailed characterization of die silicon etch process has been presented hereinabove. Once the desired number of etches has been performed to create the desired depth of the structure, the component are released by etching from back of the 55 wafer. 2 µm of gold is finally deposited by sputtering.

Wafer Alignment and Silicon Compression Fins

An important aspect of the operation of split-waveguide 60 circuits is accurate alignment between the two halves. Metal waveguide blocks can use press-fit pins to achieve very high precision placement of alignment pins to the milled features. Silicon is too brittle for such an approach. In addition, when the two halves are mated, the metal of block might be 65 scratched or dented, by an error in position of the alignment pin but silicon will crack, often destroying the wafer.

To align the wafers, silicon pegs are initially used to align pockets that were etched into each half of the circuit. This technique requires the pin diameter to be several microns smaller than the pocket so that the pin does not damage the wafer when inserted and aligned. This inaccuracy (or "slop") results in a measured alignment precision of ±6 µm. Tighter fitting pins can improve the alignment precision, but their use dramatically increases the assembly time and the risk of damage to the micromachined package.

Since the primary source of misalignment when using the stalk silicon pegs is the slop required to insert the pin into the pocket, a compliant silicon pin has developed.

FIG. 16A is a diagram of the silicon compression pin, showing the relevant dimensions of one embodiment. In various embodiments, the distance between the two projections that are squeezed can be any convenient distance, for example some tens of microns (25 µm, 50 µm, 75 µm, and up to a few hundred microns, such as 100 µm, 125 µm, 150 μ m, 200 μ m). In the structure shown in FIG. 16A, the outer surface of the silicon alignment pin is circular, but it is believed that any convenient arcuate shape could also be used. FIG. 16B is an image of the compression pin during assembly as it is squeezed by the tweeters to insert it into the alignment pocket or cavity. When released, the pin expands to fill the pocket. A tight fit is ensured by choosing the relaxed pin diameter (or relaxed dimension), d, to be greater than the pocket diameter. FIG. 16C is an image of the compression pin after it has been released into the alignment pocket or cavity. It is recognized that in a compressed state, as when the silicon alignment pin is in contact with the alignment pocket or cavity defined in a layer to be aligned, the outer surface of the silicon alignment pin may no longer be circular in shape, but rather curvilinear or arcuate.

The spring constant of the pin is controlled by the thickness of the ring, t, and must be designed to allow sufficient compression during assembly while generating as much force as possible to preserve the alignment between the two wafers.

The package is assembled by mounting two compression pins in the bottom half of the package. The top half of the package is then placed on the bottom wafer and is gently slid in small circles to align the top wafer's pockets with the compression pins. At this point a gentle force is applied and a tiny 'click' can be heard when the two wafers come into place. The two wafers are then screwed between two metal blocks which compress the wafers together and provide screw-holes for attaching to waveguide flanges, as shown in FIG. 15.

A study of different spring thicknesses (t) and relaxed diameters (d) was conducted to find an optimum design. The alignment precision of each pin design is characterized by measuring the misalignment on four sides of an assembled package 3 times. The positional and angular offsets are then calculated based on the dimensions of the package. Table I shows the different spring thickness and relaxed diameters tested. Positional offsets were all under 2 µm and the angular offsets were all less than 0.06°. This study found a spring thickness of 100 µm and diameter of 1.025 mm provided die lowest positional offset.

Springs thicker than 100 µm break before they could be compressed into the alignment pocket. The thinnest compression pins failed to produce enough force to maintain the alignment so that when the screws that bold the assembly together are tightened the two wafers twist out of alignment. In an alternative embodiment if the silicon pins are aligned on the through holes in the wafers, a rod that fit inside the pins after the compressive force is released could be used to

hold the assembly together, because the rods would eliminate the possibility that the silicon pins could be compressed.

t (µm)	d (mm)	Average Positional Offset (µm)
40	1.020	1.77
80	1.020	0.70
80	1.025	0.77
80	1.030	0.38
100	1.020	0.35
100	1.025	0.24
100	1.030	1.17

Before different alignment techniques can be compared, a method for measuring the misalignment between wafers is needed. This is done by etching a vernier scale into each half of the component, shown in FIG. 17A. This scale measures the alignment between the two sets of marks by offsetting $_{20}$ µm which results in an overall alignment tolerance of ±7 µm. the spacing of each mark by a known. When two teeth are lined up, one has an indication of the amount of misalignment. This allows rapid evaluation of the misalignment without the need for a calibrated microscope. Precision is limited by the offset distance between each tooth. The 1 µm 25 only compatible with a single wafer thickness. resolution used in this work proved to be sufficient. The test alignment between two wafers in FIG. 17B, indicates that the misalignment between the two halves is less than $2 \mu m$.

Measurement System and Interfacing to Metal Waveguide Components

The micromachined components are characterized using an Agilent PNA-X network analyzer with VDI WR-1.5 extension heads measuring from 500 to 750 GHz. All 35 measurements are calibrated to the waveguide flange with a TRL calibration kit provided with the extension heads.

Coupling the micromachined components to metal waveguide presents a difficult challenge and has limited the development of micromachined components for many years. 40 Recently, an effective approach has emerged that couples perpendicularly to the split-waveguide plane so that a UG-386 flange can be patterned into the micromachined structure. While this approach enables alignment to the waveguide with the flange's alignment pins, it relics on a 45 waveguide bend at the input and output ports, introducing uncertainty into the measurement. In addition, the area consumed by the UG-386 alignment pin-hole pattern is large compared to the size of the components testing, so significant wafer area is wasted.

FIG. 18A is a perspective drawing of an assembled test apparatus showing the mating of the metal waveguide fixture to the silicon waveguide.

FIG. 18B is a closeup of the test apparatus showing the E-plane cross-section and illustrating the alignment of the 55 silicon bosses to the metal alignment pockets.

FIG. 18C is a closeup of the test apparatus showing the H-plane cross section and illustrating the etch angle of the backside silicon etch.

All these issues can be avoided by measuring from the 60 edge of the wafer as shown in FIG. 18A, but this approach has its own problems. First, the edge of the wafer, which is defined by the etch process, is not flat. Second, there is no area for the UG-386 flange alignment pins to mate, so some other alignment feature is required.

The latter problem is addressed by tight control over the etch angle defining the front edge of the wafer. This etch is

65

more shallow on the waveguide side of the wafer so a slower etch process can be used that has a smaller etch angle. The bulk of the wafer is then etched from the backside with a faster etch rate process. This fester process suffers from a higher etch angle process, but this is not a concern since the waveguides are not interfacing in this region. The etch angles for the front and back sides of the tested devices are 2° and 5°, respectively. A cross section showing the profile of these etches is shown in FIG. 18C.

The alignment of the silicon pieces to the metal waveguide is accomplished by bosses etched on the edge of the wafer that insert into pockets milled on custom waveguide flanges. FIG. 18A shows the flange design with the mating silicon component. Alignments the waveguide plane is accomplished by the width of the etched silicon bosses. The out of plane alignment is accomplished by the thickness of the silicon.

Both of these alignment features are controlled within ± 5 This is slightly better than the tolerances held by the machining of the flange alignment slip-fit pin holes of $\pm 8 \,\mu m$ and is more than sufficient for these frequencies. The primary drawback to this approach is that the custom flange is

Thru-Line Measurements

Thru lines are fabricated to characterize the waveguide $^{30}\,$ loss and the repeatability of the alignment scheme. Both E and H-plane split waveguides are tested since H-plane waveguide are better indicators of the gap between the two waveguides halves. FIG. 19A is a graph showing a measurement of s_{11} vs frequency for the E-plane of the 12.5 mm long split waveguide. FIG. 19B is a graph showing a measurement of s11 vs frequency for the H-plane of the 12.5 mm long split waveguide. FIG. 19C is a graph showing the measured waveguide loss per millimeter of the E and H-plane split silicon waveguides. The measured loss of a metal machined waveguide and the ideal waveguide loss are included for comparison. The irregularities around 556 GHz are due to the H₂O absorption line.

The effect of the gap at the flange interface created by the etch angle is seen as a ripple in the return loss of the thru waveguide measurements. The E-plane waveguide is more affected since the broad-wall is oriented along the etch direction, resulting in a larger gap at the narrow-wall due to the etch angle. The H-plane waveguide has less of a gap since the etch depth is half as much as the E-plane guide.

The behavior of the return loss across the frequency band is a result of the gap either being on the narrow or broad-wall of the guide. The gap is on the narrow walls of the E-plane split waveguide which can be approximated as a shunt capacitance. For the H-plane waveguide the gap in the broad-wall presents as a series capacitance.

FIG. 19C compares the insertion loss per millimeter through the silicon micromachined waveguides to a metal machined waveguide and the calculated ideal waveguide loss with a conductivity of 1.5e7. Remarkably, the H-plane waveguide performs just as well if not better than the E-plane guide, indicating that there is very little gap between waveguide halves. The H-plane waveguide performing better than the E-plane guide in the upper half of the band is a result of the bottom surface of the waveguide etch having a lower roughness than the sidewalls. The RMS roughness of the bottom surface of the etch is measured to be 20 nm, whereas the sidewall is measured to be 110 nm.

Flange Repeatability

FIG. **20** is a graph showing a comparison of the repeatability of the silicon boss alignment to that of the UG-386 precision flange. FIG. **20** compares the standard deviation of S_{11} of the silicon boss alignment scheme with the precision UG-386 flange standard and the drift of the VNA. This ¹⁰ standard deviation is calculated as:

$$20\log_{10}\sqrt{\frac{1}{n}\sum_{i=1}^{n}|\Gamma_{i}-\Gamma|^{2}}$$

where,
$$\Gamma = \frac{1}{n} \left(\sum_{i=1}^{n} \operatorname{Re}\{\Gamma\} + j\sum_{i=1}^{n} \operatorname{Im}\{\Gamma\}\right)$$

Twelve connect-disconnect cycles were included in this measurement. This formulation of the variation between measurements captures the minimum reflection coefficient that can be measured with this alignment scheme.

FIG. **20** shows that despite the tolerances of the alignment bosses being comparable to that of the metal flange the repeatability is not. There are two possible sources of this reduction in repeatability. The first is that wear of the silicon alignment bosses against the metal pockets could gradually decrease the alignment over multiple connection cycles.

The second source of error is that the angular alignment of the wafer plane to the flange is not controlled well due to $_{35}$ the need for contact to be made to the silicon and not the metal flange as seen in FIG. **18**C. There is a gap of 125 µm between the silicon and the metal fixture resulting in possible angular misalignment of ±0.8°. The discontinuity created by the gaps between the silicon and metal flange would $_{40}$ be affected by this angular variation. This source of error could be improved with longer alignment bosses at the risk of being more fragile or by reducing the gap between the metal fixture and the flange.

Although the silicon boss alignment scheme is 20 dB 45 worse than the metal flange alignment, the 40 dB repeatability this approach provides is sufficient for most measurements at these frequencies. More importantly, this measurement shows that the current approach to measuring from the side of the wafer is limited by the reflections at the ⁵⁰ interface and not the alignment to the mating metal components.

Quadrature Hybrid Coupler

As a final demonstration that complex, waveguide circuits can be fabricated and measured with our silicon micromachining process, a 3 dB quadrature hybrid coupler operating from 500 to 600 GHz is tested. The circuit is a 5 branch Chebyshev design, which is then tuned in HFSS to com- 60 pensate for the capacitive effects of the T-junctions.

As shown in FIG. **21**, the coupler is measured with only two-ports at a time, so the other two ports must be matched. To match the isolated port, a waveguide wedge load was inserted into the isolated port. This load is a 5° tapered wedge load ground from Emerson & Cumming Eccosorb MF-116 material. The other uncoupled port is matched with

a load provided in the calibration kit of the VNA through one of the silicon mating flanges as shown in FIG. **21**.

FIG. **21** is an image of the waveguide hybrid measurement apparatus.

FIG. 22A is a graph of the measured S-parameters as a function of frequency for a 3 dB hybrid coupler. As seen in FIG. 22A the return loss is less than 20 dB and the amplitude balance is less than 1 dB across designed band. The isolation is measured between the direct and coupled ports since the wedge load is mounted in the isolated port. The minimum isolation is 16 dB, which is limited by the reflection of the wedge load.

FIG. 22B is a graph of the phase balance a function of frequency between the direct and coupled ports, which by 15 design should be $90^{\circ}\pm1^{\circ}$. The measured phase imbalance is less than 10° throughout most of the band. This offset from the design is likely due to variations in the silicon surface between the direct and coupled ports, creating different phase shifts through the flange interface.

20 While the alignment pins described herein have been constructed from silicon, it is believed that other materials of construction could also be used to fabricate such alignment pins. In particular any material that can be fabricated with good surface smoothness, for example having a surface 25 roughness measured in tens of microns, and that can be compressed as described hereinabove can be used.

Definitions

Unless otherwise explicitly recited herein, any reference to an electronic signal or an electromagnetic signal (or their equivalents) is to be understood as referring to a nontransitory electronic signal or a non-transitory electromagnetic signals.

Theoretical Discussion

Although the theoretical description given herein is thought to be correct, the operation of the devices described and claimed herein does not depend upon the accuracy or validity of the theoretical description. That is, later theoretical developments that may explain the observed results on a basis different from the theory presented herein will not detract from the inventions described herein.

Any patent, patent application, patent application publication Journal article, book, published paper, or other publicly available material identified in the specification is hereby incorporated by reference herein in its entirety. Any material, or portion thereof, that is said to be incorporated by reference herein, but which conflicts with existing definitions, statements, or other disclosure material explicitly set forth herein is only incorporated to the extent that no conflict arises between that incorporated material and the present disclosure material. In the event of a conflict, the conflict is 55 to be resolved in favor of the present disclosure as the preferred disclosure.

While the present invention has been particularly shown and described with reference to the preferred mode an illustrated in the drawing, it will be understood by one skilled in the art that various changes in detail may be affected therein without departing from the spirit and scope of the invention as defined by the claims.

What is claimed is:

1. A method of aligning two component layers of a ⁶⁵ multilayer device, comprising the steps of:

providing an alignment pin having a first end and a second end, said alignment pin comprising a compressible

structure having a central axis, said compressible structure having an arcuate surface disposed about said central axis, said compressible structure having an aperture oriented along said central axis defined within said compressible structure, said compressible struc- ⁵ ture having two opposed projections extending continuously from the arcuate surface and apart from each other with a gap therebetween in a plane perpendicular to said central axis, said compressible structure con-10figured to assume a relaxed configuration when no mechanical force is applied to said two opposed projections wherein said first end and second end each have a dimension d measured along a chord perpendicular to and intersecting said central axis, said chord 15 having each of its two ends situated on said arcuate surface, and said compressible structure configured to assume a compressed configuration upon the application of a mechanical force to said two opposed projections wherein said first end and second end each have 20 a dimension c smaller than said dimension d measured along said chord perpendicular to and intersecting said central axis, said chord having each of its two ends situated on said arcuate surface, wherein the gap is between 20 and 200 microns;

- providing a first layer of a multilayer device, said first layer having a first layer aperture defined in a surface of said first layer, said first layer aperture having a dimension larger than said dimension c and smaller than said dimension d;
- providing a second layer of said multilayer device, said second layer having a second layer aperture defined in a surface of said second layer, said second layer aperture having a dimension substantially equal to said first layer aperture, said second layer aperture designed to

be in registry with said first layer aperture when said first layer and said second layer are aligned;

- applying mechanical force to said two opposed projections of said compressible structure to provide said compressible structure in said compressed configuration;
- inserting said first end of said alignment pin in said compressed configuration into said first layer aperture defined in said surface of said first layer;
- releasing said mechanical force from said two opposed projections of said compressible structure, thereby mating said first end of said alignment pin with said first layer of said multilayer device; and
- mating said second layer aperture of said second layer of said multilayer device with said second end of said alignment pin, thereby bringing said first layer and said second layer of said multilayer device into alignment.

2. The method of aligning two component layers of a multilayer device of claim 1, wherein said alignment of said first layer of said multilayer device and said second layer of said multilayer device is an alignment to within 5 μ m.

3. The method of aligning two component layers of a multilayer device of claim 1, wherein at least one of one of said first layer of said multilayer device and said second layer of said multilayer device is fabricated from a semi-conductor wafer.

4. The method of aligning two component layers of a multilayer device of claim 1, wherein at least one of one of said first layer of said multilayer device and said second layer of said multilayer device is fabricated from a metal.

5. The method of aligning two component layers of a multilayer device of claim 1, further comprising the step of securing said first layer of said multilayer device and said second layer of said multilayer device in an assembled state.

* * * * *