# HIGH TEMPERATURE LSI

D.C. Dening, L.J. Ragonese, and C.Y. Lee General Electric Electronics Laboratory Electronics Park - Room #109 Syracuse, New York 13221 Post Office Box 4840

# Summary

The General Electric Company has been involved in developing Integrated Injection Logic  $(I^2L)^{1,2}$ tech ology for reliable operation under a -55°C to +300°C, temperature range. Experimental measurements indicate that an 80 mv signal swing is available at 300°C with 100  $\mu$ A injection current per gate. In addition, modeling results predict how large gate fan-ins can decrease the maximum thermal operational limits. These operational limits and the longterm reliability factors associated with device metallizations are being evaluated via specialized test mask.

The correct functional operation of large scale integrated circuits in a -55°C to +300°C temperature environment for long periods of time will provide substantial immediate benefits for digital jet aircraft engine control and geothermal or deep fossil-fuel well logging. Most commercially available LSI technologies are inoperable or suffer long-term instabilities under these conditions.

### Introduction

There is no inherent reason why silicon birolar devices will not operate at +300°C for extendeu periods of time, provided the circuit has been properly designed to tolerate leakage currents in that environment. A calculation using extrapolated diffusion coefficients for aluminum in silicon (the worst-case dopant) at 500°C indicates that p-a junctions would not move appreciably in 1990 years. However, other contaminants such as gold or copper not commonly desired in unlimited quantities have diffusion coefficients at least ten orders of magnitude higher. In addition, the metal interconnection system on the chip's surface must provide good ohmic contact and resist the effects of electrom's ation. This paper will report on the effort at very ral Electric to develop reliable high-temperatu legrated circuits. That work has been and is i., sed on both the design of silicon bipolar devices and the metallization sys-.em.

# SILICON I<sup>2</sup>I -DEVICE DESIGN CONSIDERATIONS

The operational limits of  $1^{2}I$ . gates at high temperatures may be described by a variety of methods. Measurements of ring-oscillator propagation delays as a function of current and temperature provide a direct indication of the operating regions with unity fan-in but do not provide any information on noise margins.

A second method of determining  $I^2L$  operating limits enables an evaluation of the noise margin and signal swing. Two  $I^2L$  gates are connected in series with the first connected to a switch to provide a zero or one input (see Figure 1). Voltage measurements at the point between the gates are  $V_{BE}$  of the second gate's NPN transistor, with a zero input by the switch and  $V_{SAT}$  on the first gate collector with a one input.





Figure 2 plots the measured base-emitter forward-biased voltage drop for a gate input and the NPN collector saturation voltages for a gate output as a function of temperature. During operation, the PNP injection forward biases the NPN base-emitter junction and, with the collector conducting, a low (zero) logic level is supplied to the following stage. The collector sinks injection current intended for the folhowing stage, bringing its input voltage down to the VSAT level of the collector. This turns off the following stage, producing a high (one) output-logic level.





The effect of the voltage-swing margin may be observed from the data presented in Figure 2. The VBE for 100  $\mu$ A injection current is about 550 mV at about 125°C and steadily decreases with rising temperatures to about 200 mV at +300°C. The V<sub>SAT</sub> for a 100  $\mu$ A injection increases to a 120 mV level at this same temperature, resulting in a voltage noise margin of 80 millivolts. The voltage noise margin may be obtained for the complete operating region from the difference between the voltages at similar injection currents.

Figure 2 indicates that signal amplitude and noise margin can be improved by increasing the injection-current density.

A third method of determining  $I^2L$  thermal operating regions is provided by the digital effective gain, which may be measured or calculated by computer modeling techniques. The effective gain is defined as

 $\beta_{\text{eff}} = \frac{\text{collector current sinking capability}}{\text{base current removed from gate input}}$ 

I<sup>2</sup>L logic signals will propagate as long as the digital effective gain is greater than one. The mechanism by which the effective digital gain decreases at high temperatures is through collector leakage. The total leakage currents in all the OR-tied collectors (fanin) connected to a gate input rob that gate of rome fraction of its injected base current and thus its collector-current sinking capability. This phenomenon is observed in Figure 3. As the fan-in is increased, the total collector leakage removes an



Figure 3. Modeled Temperature and Gate Fanin Influences on Effective Digital Gain

ń,

appreciable fraction of the injected  $3^{-3}$  be current in the I<sup>2</sup>L gate at lower temperature z. The effective gain is forced to less than one. This also imposes a design rule on the gate fan-in for a given gate to perform correct logical operations at some specified temperature and injection current.

#### HIGH TEMPERATURE METALLIZATION

The production of a stable, highly-reliable metallization system is equal in importance to the silicon gate design in the production of high-temperature LSI. The metal system chosen for the high-temperature applications is platinum silicide/titanium-tungsten/ gold.

Platinum silicide forms stable ohmic contacts to silicon, and gold was chosen for its ability to interface easily the chip to the outside world. Howe or, unlimited gold diffusing into the silicon would seriously affect device performance, and silicon diffusing into the gold metallization can produce reliability problems due to the creation of voids. As a result, a thin titanium-tungsten barrier metal system is employed to separate those materials.

Verification of high reliability metallizations and silicon devices require accelerated aging to compress time scales to reasonable durations. Since most failure mechanisms in integrated circuits are temperature dependent, an activation energy may be obtained for the dominant failure modes. A reaction rate or failure rate may then be predicted at various other temperatures by the Arrhenius equation:

$$\mathbf{R} = \mathbf{A}\mathbf{e}^{-\mathbf{E}/\mathbf{k}\mathbf{T}}$$
(2),

However, activation energies determined from hightemperature testing .nay be invalid if a phase change has occurred. This is a problem that provides considerable complications in producing high reliability circuits for 300°C operation; these circuits must be accelerated-life tested at temperatures above 350°C.

An independent test mask was designed for metallization evaluations. The mask consists of a repetition of the  $190 \times 186$  mil master cell shown in Figure 4. The master cell is divided by scribe lanes into four separable chip types. Each chip, therefore, 'as an area of  $95 \times 93$  mils. Within each chip are two different test element cells. Cells A1, A2, A3, A4, B1, B2, and B3 are metallization test elements. The final cell is an I<sup>2</sup>L active test circuit.

The metallization test cells vere designed to investigate the electromigration effect on the thin metal layer as a function of the metal linewidth and metal line spring at elevated temperature. The electromigra on effect could eventually cause metal-line runoff and resulting open circuits and short circuits between separated metal lines. The metal test elements were designed with a four-point probe capability to enable precise measurements to be made in order to detect effects of electromigration long before catastrophic failure.

The test elements were also designed in a manner that enables ohmic contact resistance to be accu-

(1).

A1	A2	A3	Ai	
Bi	B2	83	1 <sup>2</sup> L CIRCUIT	

Figure 4. Master Cell Block Diagram

i ately measured from external package leads, series resistance to be accurately measured while arbitrary current levels are passed through a metal thin-film conductor element, arbitrary voltage levels to be applied between adjacent metallization runs using external package leads,  $I^2L$  logic-gate digital gain to be measured from external package leads, and  $I^2L$ propagation delay to be externally measured using seven-stage ring oscillators. In addition, various gate sizes and styles were used in the ring oscillators to provide a convenient method of comparing the effects of different current densities.

Figure 5 shows a plot of a typical metallization test pattern. To cover the range of the current  $I^2L$ fabrication process, four different minimum dimensions were chosen: 0.2, 0.25, 0.3, and 0.4 mil. The metal stripe spacing was matched to the metal stripe width in each test element. The metallization test elements also investigate the effect of contacthole size on the ohmic contact resistance for each type of doped region.



Figure 5. Plot of the Mask Pattern for a Typical Metallization Test Element

On each metallization test cell (from A1 to B3), the top and bottom four pads were used for ohmic contact studies. For reliability studies of the electromigration effect at elevated temperature, each of the two electromigration test vehicles contains three parallel metal stripes that are greater than 10 mils in length. The stress pull test on wire bonding can be done on the  $8 \text{ mul} \times 8 \text{ mil}$  enlarged metal pad near the center of the test chip.

Steps in the surface contour of a monolithic circuit are known to degrade the useful resolution capability of any given metallization system as well as to increase electromigration effects. To reveal possible problems, various combinations of these steps were intentionally designed into the metal test elements. Thus, seven test-element cells are devoted to the evaluation of conductor line-width, spacing, and ohmic contact resistance. Table I summarizes the permutations provided on the metal test cells.

[	Cell Features				
Cell Designation	Oxide Feature Under Four- Probe Electro- Migration Line	Contact Opening, Line Width, and Line Spacing (mils)	Contact Test		
A1	p	0.25	p		
	p	0.3	p		
A2	n	0.25	n		
	n	0.3	E		
A3	pn	0.25	np		
	-	0.25	Schottky		
A4	pn	0.3	np		
	-	0.3	Schottky		
Bi	pn	0.4	np		
	-	0.4	Schottky		
B2	р	0.4	p		
	n	0.4	n		
B3	n	0.2	np		
	-	0.2	p		

#### TABLE I. METAL TEST CELL FEATURES

Figure 6 shows a comparative photograph of the B3 metal test configuration along with the  $I^2L$  test cell. The test cell's purpose is to evaluate  $I^2L$  active circuits with the barrier metallization system. The  $I^2L$  circuits' test cell consists of the following components: a rectangular symmetrical gate cell and a slanted, symmetrical gate cell<sup>3</sup>, each cell containing a dual output logic gate and a quad output logic gate; seven-stage ring oscillators using these basic gates; and a reduced geometry rectangular symmetrical gate seven-stage ring oscillator.

# INITIAL EVALUATION RESULTS

Accelerated life tests are being carried out on the integrated-injection-logic ring oscillators. The oscillators were powered at 100 microamperes per gate during stress tests at  $340^{\circ}$ C. Out of 23 initial samples, one failure occurred at 24 hours, leaving 22 active devices. Of these remaining device: 6 have been under test for 580 hours, while the semaining 16 have been stressed for 247 hours. None of the bas degraded.





# CONCLUSIONS

Integrated Injection Logic is a viable approach for large-scale integrated circuits that will tolerate  $300^{\circ}$ C. Silicon I<sup>2</sup>L gate designs have been shown to be operable at these temperatures. In addition, a high-temperature barrier-metallization system has been chosen and an evaluation mask designed. Initial stress test results are encouraging, even though the metallization system has not been optimized.

#### ACKNOWLEDGEMENTS

Device fabrication and consultation were provided by L. Cordes, G. Pifer, B. Vanderleest, J. Boah and D. Smith. Device stress testing and degradation analysis was carried out by W. Brouillette, W. Morris, and O. Nalin. The original I<sup>2</sup>L high-temperature work was internally funded by the General Electric Alacraft Engine Group, Advanced Engineering and Technology, Programs Department. The more recent mask design and stress test evaluation was carried out under Naval Research Laboratory Contract N00173-79-C-0010, which is directed by Dr. J.E. Davey, Code 6810, and funded under Naval Air Systems Command sponsorship.

### REFERENCES

- <sup>1</sup>D.C. Dening, L.J. Ragonese, and C.Y. Lee, "Integrated Injection Logic With Extended Temperature Range Capability," <u>Proceedings of the</u> <u>1979 IEDM</u>, pp. 192-195.
- <sup>2</sup> L.J. Ragonese, D.C. Dening, and W.L. Morris, "High Temperature Extended Range Operation for Integrated Injection Logic Circuits," <u>Proceedings</u> of the 1980 ELECTRO, Paper 16/3.
- <sup>3</sup>L.J. Ragonese and N.T. Yang, "Enhanced I<sup>2</sup>L Performance Using Novel Symmetrical Cell Topography," <u>Proceedings of the 1977 IEDM</u>, pp. 166-169.