# NASA TECH BRIEF 

NASA Tech Briefs announce new technology derived from the U.S. space program. They are issued to encourage commercial application. Tech Briefs are available on a subscription basis from the National Technical Information Service, Springfield, Virginia 22151. Requests for individual copies or questions relating to the Tech Brief progam may be directed to the Technology Utilization Division, NASA; Code UT, Washington, D.C. 20546.

## Rapid Method for Interconversion of Binary and Decimal Numbers

## The problem:

To increase the speed of interconversion of binary and decimal numbers by avoiding the use of time-consuming software subroutines or of slow iterative sequential logic circuits.


Figure 1

## The solution:

The conversion is accomplished by a decoding tree consisting of a few 40 -bit semiconductor read-only memories. The speed of conversion is proportional to the propagational delay in the operation of the readonly memory.

## How it's done:

The decimal-to-binary conversion algorithm is based on the divided-by- 2 iterative equation
$\frac{Q_{j-1}}{2}=Q_{j}+b_{i} \quad \begin{aligned} & j=1,2, \cdots, n \\ & i=j-1\end{aligned}$
where $Q_{0}=$ the decimal number $N, Q_{j}=$ quotient of $j$ th iteration, and $b_{i}=$ remainder of $j$ th iteration,
which is also the converted binary digit. The decimal number digits are represented in the 8-4-2-1 BCD form. The dividing-by- 2 process is performed on a decimal number by shifting, and the shifting is accomplished by decoding. The truth table of the

| Decoder Input |  |  |  | Decoder <br> Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ |  |  |  | $Y_{8}$ |  | $Y_{2}$ | $Y_{1}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | - | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1. | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |

Table 1
decoder is emulated by a 40 -bit read-only memory module, and a converter is formed by connecting many identical modules in the form of a tree. The tree consists of j levels and k columns, where j is the number of binary digits minus three and $k$ is the number of decimal digits. The conversion speed and the number of modules required for a converter are dependent only on j .

Figure 1 is a decoding tree for converting the decimal number $(99)_{10}$ to the binary number $(1100011)_{2}$. The decoding tree implements the divided-by- 2 conversion algorithm; the tree consists of four decoders having four inputs $\mathrm{C}_{1} \mathrm{X}_{8} \mathrm{X}_{4} \mathrm{X}_{2}$ and four outputs $\mathrm{Y}_{8} \mathrm{Y}_{4} \mathrm{Y}_{2} \mathrm{Y}_{1}$, with the decoding function indi-

Government assumes any liability resulting from the use of the information contained in this document, or warrants that such use will be free from privately owned rights.


Figure 2
cated in Table 1. The decoder is emulated by a 40 -bit read-only memory, but the structure of the decoding tree grows in complexity such that for any given decimal number having $p$ digits, the number of decoders, $M_{d b}$, required for the converter is

$$
M_{d b}=2 p(p-1)-(1 / 2)(4 p-n-1)(4 p-n)
$$

where $n$ is the number of digits in the resulting binary number.

The binary-to-decimal conversion algorithm is based on the multiplied-by-2 iterative equation

$$
S_{n} 1=2 S_{n} j+1+b_{n} j \quad j=1,2, \cdots, n
$$

where $S_{n} j=$ sum of $j$ th iteration, $S_{n} j=b_{n-1}$, $b_{n-j}=$ binary digit at position $n-j$, and $S_{0}$ is the resultant number in decimal form. Implementation of the above equation is accomplished as described previously.

Figure 2 is a decoding tree for converting the binary number (111111111) to the decimal number (255) ${ }_{10}$. The decoding tree implements the multiplied-by- 2 conversion algorithm. The decoding tree consists of seven decoders having four inputs $X_{8} X_{4} X_{2} X_{1}$ and four outputs $C_{0} Y_{8} Y_{4} Y_{2}$. The decoding function is shown in Table 2. The number of decoders, $\mathrm{M}_{\mathrm{bd}}$,

| Input |  |  |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X_{8}$ | $X_{4}$ | $X_{2}$ | $X_{1}$ | $C_{0}$ | $Y_{8}$ | $Y_{4}$ | $Y_{2}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| Table 2 |  |  |  |  |  |  |  |

required for a given converter is

$$
\begin{aligned}
& \text { red for a given converter is } \\
& \mathbf{M}_{b d}=n(p-1)-(3 / 2) p(p-1)-\left(\frac{n-4}{10}\right)_{I}
\end{aligned}
$$

where the term $(K) / I$ as $(K)_{1}$ is defined as the integral part of K.

## Notes:

1. With typical commercially available read-only memories, the speed of a 15-bit binary-to-decimal converter is 540 ns and a 4-digit decimal-to-binary converter is about 495 ns . Conversion speeds are at least 50 to 100 times faster than methods in current use.
2. Since the converter is a combinational net, random transient disturbances are without effect and timing and clocking are not required.
3. Additional information is available from:

Technology Utilization Officer
Ames Research Center
Moffett Field, California 94035.
Reference: TSP70-10496

## Patent status:

No patent action is contemplated by NASA.
Source: Raymond S. Lim Ames Research Center
(ARC-10159)

